Xilinx 8.2i Trace Command Line Examples, Generate a Verbose Report, Xml XML Output File Name

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 218
Image 218

Chapter 12: TRACE

R

In the TRACE report, the following information is included for the unconstrained path analysis constraint.

The minimum period for all of the uncovered paths to sequential components.

The maximum delay for all of the uncovered paths containing only combinatorial logic.

For a verbose report only, a listing of periods for sequential paths and delays for combinatorial paths. The list is ordered by delay value in descending order, and the number of entries in the list can be controlled by specifying a limit when you enter the –v (Generate a Verbose Report) command line option.

Note: Register-to-register paths included in the unconstrained path report undergoes a hold violation (race condition) check only for paths whose start and endpoints are registered on the same clock edge.

–v (Generate a Verbose Report)

–vlimit

The –v option generates a verbose report. The report has the same root name as the input design and a .twr. You can assign a different root name for the report on the command line, but the extension must be .twr.

The optional limit used to limit the number of items reported for each timing constraint in the report file. The value of limit must be an integer from 1 to 32,000 inclusive. If a limit is not specified, the default value is 3.

–xml (XML Output File Name)

The –xml option specifies the name of the output XML timing report (TWX) file. The .twx extension is optional.

–xml outfile[.twx]

Note: The XML report is not formatted and can only be viewed with the Timing Analyzer GUI tool. For more information on Timing Analyzer, see the online help provided with the tool.

TRACE Command Line Examples

The following command verifies the timing characteristics of the design named design1.ncd, generating a summary timing report. Timing constraints contained in the file group1.pcf are the timing constraints for the design. This generates the report file design1.twr.

trce design1.ncd group1.pcf

The following command verifies the characteristics for the design named design1.ncd, using the timing constraints contained in the file group1.pcf and generates a verbose timing report. The verbose report file is called output.twr.

trce –v 10 design1.ncd group1.pcf –o output.twr

The following command verifies the timing characteristics for the design named design1.ncd, using the timing constraints contained in the file group1.pcf, and generates a verbose timing report (TWR report and XML report). The verbose report file is called design1.twr, and the verbose XML report file is called output.twx.

trce –v 10 design1.ncd group1.pcf –xml output.twx

218

www.xilinx.com

Development System Reference Guide

Page 218
Image 218
Xilinx 8.2i Trace Command Line Examples, Generate a Verbose Report, Xml XML Output File Name, Vlimit, Xml outfile.twx

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.