Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual Xplorer, Best Performance Mode

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 180
Image 180

Chapter 9: PAR

R

Xplorer

Xplorer is a TCL script that seeks the best design performance using ISE implementation software. After synthesis generates an EDIF or NGC (XST) file, the design is ready for implementation. During this phase, you can use Project Navigator or the command line to manually apply design constraints and explore different implementation tool settings for achieving your timing goals; alternatively, you can use Xplorer. Xplorer is designed to help achieve optimal results by employing smart constraining techniques and various physical optimization strategies. Because no unique set of ISE options or timing constraints works best on all designs, Xplorer finds the right set of implementation tool options to either meet design constraints or find the best performance for the design. Hence, Xplorer has two modes of operation: Best Performance Mode and Timing Closure Mode.

Xplorer support is available for the following Xilinx FPGA architectures:

•Virtex™-II Pro, Virtex™-II Pro X

•Virtex™-4 /FX/LX/SX

•Virtex™-5 LX

•Spartan™-3, Spartan™-3E, Spartan™-3L

Best Performance Mode

In this mode, Xplorer optimizes design performance for a user-specified clock domain, allowing easy evaluation of the maximum achievable performance. You specify the design name and a single clock to optimize. Xplorer implements the design with different architecture-specific optimization strategies in conjunction with timing-driven place and route (PAR). When the -clk option is specified, it tightens or relaxes the timing constraints depending on whether or not the frequency goal is achieved. Xplorer estimates the starting frequency based on pre-PAR timing data. Adjusting timing constraints such that PAR is neither under nor over-constrained, enables Xplorer to deliver optimal design performance.

In addition to timing constraints, Xplorer also uses physical optimization strategies such as global optimization and timing-driven packing and placement. Global optimization performs pre-placement netlist optimizations on the critical region, while timing-driven packing and placement provides closed-loop packing and placement such that the placer can recommend logic packing techniques that deliver optimal placement. If the design has a User Constraints File (UCF), Xplorer optimizes for the user constraints on the specified clock domain.

Following is sample command line syntax for Best Performance Mode. For a complete list of Xplorer options, see “Xplorer Options.”

Example:

xplorer.tcl <design_name> -clk <clock_name> –p <part_name>

 

 

Description:

design_name specifies the name of the top-level EDIF or NGC file.

 

clock name, specified with the -clk option, specifies the name of the

 

clock to optimize.

 

part_name, specified with the -p option, specifies the Xilinx part

 

name.

 

 

180

www.xilinx.com

Development System Reference Guide

Page 179 Page 181
Page 180
Image 180
Xilinx 8.2i manual Xplorer, Best Performance Mode
Page 179 Page 181

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.