2XFLOW Output Files FPGAs | Xilinx 8.2i instruction

Chapter 23: XFLOW

The following table lists the output files that can be generated for FPGAs.

Table 23-2:XFLOW Output Files (FPGAs)

File Name	Description	To Generate this File...

design_name.bgn	This report file contains information about the	Flow file must include “bitgen” (Use the
	BitGen run, in which a bitstream is generated for	–config flow type)
	Xilinx device configuration.

design_name.bit	This bitstream file contains configuration data	Flow file must include “bitgen”
	that can be downloaded to an FPGA using	(Use the –config flow type)
	PromGen, or iMPACT.	(Use the –config flow type)
	PromGen, or iMPACT.

design_name.dly	This report file lists delay	Flow file must include “par”
	information for each net in a design.	(Use the –implement flow type)
		(Use the –implement flow type)

design_name.ll	This optional ASCII file describes the position of	Flow file must include “bitgen”
	latches, flip-flops, and IOB inputs and outputs in	(Use the –config flow type)
	the BIT file.	(Use the –config flow type)
	the BIT file.	Option file must include BitGen –l
		Option file must include BitGen –l
		option

design_name.mrp	This report file contains information about the	Flow file must include “map”
	MAP run, in which a logical design is mapped to	(Use the –implement flow type)
	a Xilinx FPGA.	(Use the –implement flow type)
	a Xilinx FPGA.

design_name.ncd	This Native Circuit Description file can be used	Flow file must include “map” or “par”
(by PAR phase)	as a guide file. It is a physical description of the	(Use the –implement flow type)
	design in terms of the components in the target	(Use the –implement flow type)
	design in terms of the components in the target
design_name_map.	Xilinx device. This file can be a mapped NCD file
design_name_map.	or a placed and routed NCD file.
ncd	or a placed and routed NCD file.
ncd
(by MAP phase)

design_name.par	This report file contains summary information of	Flow file must include “par”
	all placement and routing iterations.	(Use the –implement flow type)
		(Use the –implement flow type)

design_name.pad	This report file lists all I/O components used in	Flow file must include “par”
	the design and their associated primary pins.	(Use the –implement flow type)
		(Use the –implement flow type)

design_name.rbt	This optional ASCII “rawbits” file contains ones	Flow file must include “bitgen”
	and zeros representing the data in the bitstream	(Use the –config flow type)
	file.	(Use the –config flow type)
	file.	Option file must include BitGen –b
		Option file must include BitGen –b
		option

design_name.twr	This report file contains timing data calculated	Flow file must include “trce”
	from the NCD file.	(Use the –implement flow type)
		(Use the –implement flow type)

design_name.xpi	This report file contains	Flow file must include “par”
	information on whether the design routed and	(Use the –implement flow type)
	timing specifications were met.	(Use the –implement flow type)
	timing specifications were met.

346

www.xilinx.com

Development System Reference Guide

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i manual 2XFLOW Output Files FPGAs

Models: 8.2i

Chapter 23: XFLOW

Table 23-2:XFLOW Output Files (FPGAs)

File Name

Development System Reference Guide

8.2i specifications