Detailed Listing of Options, Execute Commands File

Chapter 9: PAR

Table 9-4:Multi Pass Place and Route (MPPR) Options

Option	Function	Range	Default

–niteration	Number of	0-100	One (1) place and
	Placement Cost		route run
	Tables to run in
	Multi Pass Place
	and Route
	Note: When the
	value is set to 0,
	PAR runs up to all
	100 cost tables until
	one meets timing.

–mnodefile_name	Turns engine for	N/A	Do not run the turns
	Multi Pass Place		engine
	and Route

–snumber_to_save	Save number of	1-100	Saves all
	results from Multi
	Pass Place and
	Route (for use with
	the –n option)

–tplacer_cost_table	Starting Placement	1-100	One (Start placer at
	Cost Table		Cost Table 1)

Detailed Listing of Options

This section describes PAR options in more detail. The listing is in alphabetical order.

–f (Execute Commands File)

–fcommand_file

The –f option executes the command line arguments in the specified command_file. For more information on the –f option, see “–f (Execute Commands File)” in Chapter 1.

–gf (Guide NCD File)

–gfguide_file

The –gf option specifies the name of an NCD file (from a previous PAR run) to be used as a guide for the current PAR run. The guide file is an NCD file which is used as a template for placing and routing the input design. If the –gm option is not specified, the guide mode will be exact. For more information on the guide file, see “Guided PAR”.

Note: Support for using multiple guide files is being deprecated and will not be available in future releases of Xilinx software.

168

www.xilinx.com

Development System Reference Guide

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i manual Detailed Listing of Options, Execute Commands File, Gf Guide NCD File

Models: 8.2i