Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual Data2MEM Options, Vhdl .vhd files, UCF .ucf files

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 370
Image 370

Chapter 24: Data2MEM

R

VHDL (.vhd) files

A VHDL (.vhd) file is a simple text file that Data2MEM outputs, which contains

“bit_vector” constants to initialize Block RAMs. These constants can be used in “generic maps” to instance an initialized Block RAM. This file is used primarily for pre-synthesis and post-synthesis simulation. Because a .vhd file is a simple text file, it is directly editable. However, because this file is a generated file, editing is not advised. Data2MEM allows the free-form use of both slash (//) and asterisk (/*...*/) commenting styles.

UCF (.ucf) files

A User Constraints File (.ucf) is a simple text file that Data2MEM outputs, which contains INST records to initialize Block RAMs. Because a .ucf file is a simple text file, it is directly editable. However, because this file is a generated file, editing is not advised. Data2MEM allows the free-form use of both slash (//) and asterisk (/*...*/) commenting styles.

This file type is supported for legacy workflows. Its use for new designs or workflows is discouraged.

Data2MEM Options

The following table lists the Data2MEM command line options:

Table 24-1:Data2MEM Command Line Options

Option

Description

 

 

–bd[tagname]

The -bd option specifies the name of the input ELF or MEM

filename.[elfmem]

file. If the file extension is missing, .elf is assumed. The .mem

 

extension must be supplied to denote a MEM file. If

 

TagNames are given, only the address space of the same

 

names within the BMM file are used for translation. All other

 

input file data outside of the TagName address spaces are

 

ignored. If no further options are specified, "-o u filename"

 

functionality is assumed. One or more –bd options can be

 

specified on the command line.

 

 

–bmfilename.bmm

The -bm option specifies the name of the input BMM file. If the

 

file extension is missing, a .bmm file extension is assumed. If

 

a filename is not specified, the ELF or MEM root filename with

 

a .bmm extension is assumed. If only this option is given, then

 

Data2MEM checks the syntax of the BMM file and reports any

 

errors. The -bm option can be specified once on the command

 

line.

 

 

–btfilename

The -bt option specifies the name of the input BIT file. If the

 

file extension is missing, .bit is assumed. If the –o option is not

 

specified with this option, the output BIT filename will have

 

the same root filename as the input BIT file, with "_rp"

 

appended at the end. A .bit file extension is assumed.

 

 

370

www.xilinx.com

Development System Reference Guide

Page 369 Page 371
Page 370
Image 370
Xilinx 8.2i manual Data2MEM Options, Vhdl .vhd files, UCF .ucf files, 1Data2MEM Command Line Options Description
Page 369 Page 371

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.