Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i TAEngine Options, Detail Detail Report, Iopath Trace Paths, Specify Output Filename

Models: 8.2i

1 422

Download 422 pages 26.35 Kb

Page 311

Image 311

TAEngine Options

This section describes the TAEngine command line options.

–detail (Detail Report)

–detail

The –detail option is used to produce a detail formatted TAEngine report (TIM) that shows static timing analysis for all paths in the design, as well as details for the delays in each path.

–iopath (Trace Paths)

–iopath

The –iopath option instructs TAEngine to trace paths through bi-directional pins.

–l (Specify Output Filename)

–loutput_file.tim

The –l option specifies the name of the output report file. By default, the TAEngine takes the root name of the input design file and adds a .tim extension (design_name.tim).

Development System Reference Guide

www.xilinx.com

311

Page 311

Image 311

Xilinx 8.2i manual TAEngine Options, Detail Detail Report, Iopath Trace Paths, Specify Output Filename

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Contents

Development System Reference Guide Development System Reference Guide About This Guide Guide ContentsPreface About This Guide Typographical Additional ResourcesConventions Loc1 loc2 ... locn Online DocumentPreface About This Guide Convention Meaning or Use Example Allow block blocknameTable of Contents Tcl PARTGen MAP Logical Design Rule CheckNGDBuild PAR Physical Design Rule CheckDevelopment System Reference Guide PIN2UCF XPowerTrace Output Files TraceBitGen SpeedprintBSDLAnno IBISWriter PROMGenTAEngine CPLDfitTsim NetGen Hprep6Development System Reference Guide Xflow EDIF2NGD, and NGDBuild Data2MEMIntroduction Command Line Program Overview1Command Line Programs in the Design Flow Design Flow Step Introduction Command Line SyntaxCommand Line Options Execute Commands FileHelp Command Line OptionsSymbol Description Programname -h filename Introduction Symbol DescriptionIntstyle Integration Style Programname -harchitecturenamePart Number 2Part Number Examples SpecificationIntroduction 2Part Number Examples Specification Invoking Command Line ProgramsDesign Flow Overview Design FlowXilinx Design Flow Design Flow2Xilinx Software Design Flow FPGAs Design Flow Overview3Xilinx Software Design Flow CPLDs Design Entry and Synthesis Design Entry and SynthesisHierarchical Design Core Generator Tool FPGAs Only Schematic Entry OverviewLibrary Elements Mapping Constraints FPGAs Only HDL Entry and SynthesisFunctional Simulation ConstraintsNetlist Translation Programs Block PlacementTiming Specifications Design Implementation5Design Implementation Flow FPGAs Design Implementation6Design Implementation Flow CPLDs Bitstream Generation FPGAs Only Mapping FPGAs OnlyPlacing and Routing FPGAs Only 1Verification Tools Verification Type Design Verification7Three Verification Methods of the Design Flow FPGAs Design VerificationBack-Annotation Simulation9Back-Annotation Flow for FPGAs NetGen Schematic-Based SimulationTiming Simulation HDL-Based Simulation2Five Simulation Points in HDL Design Flow UniSim SimPrim 11Simulation Points for HDL DesignsStatic Timing Analysis FPGAs Only Probe In-Circuit VerificationDesign Rule Checker FPGAs Only Xilinx Design Download CablesGlobal Clock Distribution 3Global Clock Resources Fpga Family Number Destination PinsFpga Design Tips Design Size and Performance12 Gated Clock Data Feedback and Clock EnableCounters 13Synchronous Design Using Data FeedbackQ0. . . .Q7Q8. . . .Q15 Other Synchronous Design ConsiderationsQ0. . . .Q7 Q8. . . .Q15 Tcl Overview TclXilinx Tcl Shell Accessing HelpTcl Fundamentals Tcl FundamentalsXilinx Namespace Xilinx Tcl Commands1Xilinx Tcl Commands for General Usage Subcommands Project create and manage projects Partition support design preservation Tcl Commands for General Usage2Xilinx Tcl Commands for Advanced Scripting Subcommands Partition delete /stopwatch/Instdcm1 Tcl Commands for General UsageDelete delete a partition Get get partition propertiesPartition new /stopwatch/Instdcm1 New create a new partitionPartition get /stopwatch/Instdcm1 preserve Partition properties Properties list available partition propertiesRerun force partition synthesis and implementation Set set partition preserve property 4Process Tasks Process run and manage project processesRun run process task Project create and manage projects Clean remove system-generated project filesProject clean Project close Close close the ISE projectGet get project properties Getprocesses get project processesProject new watchver.ise New create a new ISE projectOpen open an ISE project Project getprocesses -instance Instdcm1Project properties -process all Properties list project propertiesSet set project properties, values, and options Project set device xc2vp2 Set device set deviceSet family set device family Project set Map Effort Level highProject set package fg256 Set package set device packageSet speed set device speed Project set family Virtex2pProject set speed Timinganalysis generate timing analysis reportsSet top set the top-level module/entity Delete delete timing analysisDisablecpt disable components for path tracing control Disableconstraints disable timing constraintsNs High 50.00000% Enablecpt enable components for path tracing controlTiminganalysis enableconstraints Stopwatchtiming TSclk=PERIOD TIMEGROUP\sclk\Regsrclk ureg1 ureg2 ureg3 Timinganalysis enablecpt stopwatchtimingGet get analysis property Ascii New new timing analysis Saveas save analysis report Reset reset path filters and constraintsTiminganalysis reset stopwatchtiming Run run analysisAnalysisspeed Set set analysis propertiesSetconstraint set constraint for custom analysis Timinganalysis set stopwatchtimingPeriod 13 sclk Setendpoints set source and destination endpointsTiminganalysis setconstraint stopwatchtiming Exclude uregnet1 uregnet2 uregnet3 Setquery set up net or timegroup reportSetfilter set filter for analysis Timinganalysis setfilter stopwatchtiming netsExample Showsettings generate settings reportXfile manage project files Add add file to projectXfile get timestamp stopwatch.vhd Get get project file propertiesRemove remove file from project Xfile add *.vhd /mysource/mysubdir timing.ucfXfile remove stopwatch.vhd Tcl Commands for Advanced ScriptingCollection create and manage a collection Appendto add objects to a collectionSet colVar2 $colVar1 Tcl Commands for Advanced ScriptingCopy copy a collection Set colVar1 search * -type instanceCollection equal $colVar1 $colVar2 Equal compare two collectionsSet colVar2 collection copy $colVar1 Set colVar2 search /top/T* -type instanceGet get collection property Foreach iterate over elements in a collectionObject name $item Index extract a collection objectProperties list available collection properties Set item collection index $colVarCollection properties Removefrom remove objects from a collectionSet set the property for all collections Collection sizeof $colVar Object get object informationSizeof show the number of objects in a collection Collection set displaytype trueObject properties $obj foreach prop $objProps Get get object propertiesName name of the object Collection foreach obj $colVar set objPropsSet colVar search * -type partition Properties list object propertiesObject name collection index $colVar Object type collection index $colVar Search search and return matching objectsType type of object Option Name Synthesis Tool Project Properties and OptionsSearch /stopwatch -type instance 6Project Properties Property Name DescriptionProject Properties and Options NGDBuild Options Option Name Implementation Tool Option Name Implementation Tool Tcl 10 PAR Options Example Tcl Scripts Example Tcl ScriptsSample Tcl Script for General Usage Tcl Sample Tcl Script for Advanced Scripting 100 Partgen options PARTGenPARTGen Overview PARTGen SyntaxArch Print Information for Specified Architecture PARTGen Input FilesPARTGen Output Files PARTGen OptionsPARTGen Options Print a List of Devices, Packages, and Speeds PARTGen Options 2s400e Xcv400 Device V400bg432 Part Creates Package file and Partlist FilesNopkgfile No Package File PnameCreates Package and Partlist Files Partlist FilePart architecture family partname diename packagefilename HeaderDevice Attributes Partlist FileSelect RAM PKG File PKG FileDone Logical DRC Overview Logical Design Rule CheckPad Check Logical DRC ChecksBlock Check Net CheckLogical DRC Checks Clock Buffer CheckName Check Primitive Pin Check 1Checked Primitive Pins NGD Primitive Pins CheckedNGDBuild Overview NGDBuild1NGDBuild Design Flow Converting a Netlist to an NGD FileNgdbuild options designname ngdfile.ngd NGDBuild SyntaxNGDBuild Input Files NGDBuild Syntax120 NGDBuild Options Add PADs to Top-Level Port SignalsNGDBuild Output Files NGDBuild Intermediate FilesIgnore UCF File Aul Allow Unmatched LOCsBm Specify BMM Files Dd Destination DirectorySynopsys InsertkeephierarchyLibraries to Search NGDBuild OptionsUsepimmodulename1 -usepimmodulename2 Modular assemble Module AssemblyModular initial Initial Budgeting of Modular Design Modular assemble -pimpath pimdirectorypathPimcreate pimdirectory -ncd designnamerouted.ncd Modular module Active Module ImplementationNt Netlist Translation Type Modular module -active modulenameAllow Unexpanded Blocks Ignore LOC ConstraintsSd Search Specified Directory Uc ucffile.ucf Uc User Constraints FileUr Read User Rules File Verbose Report All Messages128 MAP Overview MAPMap options infile.ngd pcffile.pcf MAP SyntaxMAP Input Files MAP Input FilesMAP Output Files 1Map Options and Architectures MAP OptionsCpackfactor Bp Map Slice LogicPack CLBs MAP Options 1Map Options and ArchitecturesCm area speed balanced Cm Cover ModeDetail Write Out Detailed MAP Report Equivalentregisterremoval Remove Redundant RegistersGlobalopt Global Optimization Gm Guide ModeGm incremental Guide Mode incremental Gf Guide NCD FileMap to Input Functions Ignorekeephierarchy Ignore Keephierarchy PropertiesIr Do Not Use RLOCs to Generate RPMs Ise ISE Project FileOutput File Name No logic replicationOlstdmedhigh Ol Overall Effort LevelRetiming Register Retiming During Global Optimization Pr Pack Registers in I/ONo Register Ordering Registerduplication Duplicate RegistersTx on off aggressive limit Timing Timing-Driven Packing and PlacementTx Transform Buses MAP Process MAP ProcessDo Not Remove Unused Logic Xe Extra Effort LevelRegister Ordering Data01 Addr02 Atod03 Dtoa04 Register Ordering3Guided Mapping Guided MappingSimulating Map Results Simulating Map Results4Logical Circuit Representation MAP Report MRP File MAP Report MRP File148 Development System Reference Guide 149 Type Block GND Xstgnd IOB 152 Halting MAP Halting MAP154 DRC Overview Physical Design Rule CheckDRC Options DRC SyntaxDRC Input File DRC Output FileDRC Checks DRC ChecksReport Incomplete Programming DRC Errors and Warnings Place and Route Overview PARPAR Flow Timing-driven PAR PAR ProcessPlacing RoutingPar -k previous.ncd reentrant.ncd pref.pcf Command Line ExamplesPar input.ncd output.ncd Guided PAR Guided PARPCI Cores PAR Syntax PAR SyntaxPAR Input Files PAR Output FilesOl value for the router 1Effort Level Options Function Range DefaultGeneral Options Function Range Default PAR OptionsExistingfile PAR Options 2General Options Function Range DefaultGuide Options Function Range Default Gf Guide NCD File Execute Commands FileDetailed Listing of Options PAR Options Gm Guide ModeIntstyle Integration Style Re-Entrant RoutingOl Overall Effort Level Multi-Tasking ModeNumber of PAR Iterations Nopad No PadNo Routing No PlacementPower Power Aware PAR Pl Placer Effort LevelOverwrite Existing Files Number of Results to SaveStarting Placer Cost Table Ub Use Bonded I/OsPAR Reports Performance Evaluation ModePAR Reports Xe Extra Effort LevelPlace and Route Report File Development System Reference Guide 175 Ing score in parenthesis Development System Reference Guide 177 Par -n 3 -pl high -rl std address.ncd output.dir Multi Pass Place and Route MpprPlacer effort levelrouter effort levelcost table number Multi Pass Place and Route Mppr Select I/O Utilization and Usage SummaryImporting the PAD File Information Guide ReportingXplorer Best Performance ModeXplorer Timing Closure ModeXplorer Syntax 5Xplorer Options Function Xplorer Input FilesXplorer Output Files Xplorer OptionsXplorer 5Xplorer Options Function Xplorer Report184 ReportGen Output Files ReportGenReportGen Syntax ReportGen Input FilesPadfmt padcsvtxt ReportGen OptionsOption Usage Function IsexflowsilentPar -m nodefilename -ol high -n 10 mydesign.ncd output.dir Turns Engine PAR Multi-Tasking OptionTurns Engine Overview Turns Engine PAR Multi-Tasking OptionTurns Engine Input Files Turns Engine SyntaxSystem Requirements Turns Engine Output FilesLimitations Turns Engine Environment Variables Rsh machinename DebuggingScreen Output Node Status JOB Time Halting PAR Halting PAR 196 XPower Overview XPowerCpld Designs XPower SyntaxFiles Used by XPower Fpga DesignsVCD Data Entry Using XPowerUsing XPower Ls List Supported Devices Rename Power ReportOther Methods of Data Entry LimitWx Write XML File Specify Settings XML Input FileSpecify VCD file Tb Turn On Time Based ReportingStandard Reports Command Line ExamplesPower Reports Advanced Reports Power ReportsDetailed Reports 204 PIN2UCF Overview PIN2UCFPIN2UCF Flow PIN2UCF Syntax PIN2UCF SyntaxPIN2UCF Input Files PIN2UCF Output FilesOutfile.ucf PIN2UCF OptionsPIN2UCF Scenarios Write to a Report FileExisting Pinlock section. 210 Trace Overview TraceTrce -runmacro.xtm design.ncd constraint.pcf Trace SyntaxTrace Input Files Trce options design.ncd constraint.pcfTrace Output Files Trace Output FilesInput files to Trace Fastpaths Report Fastest Paths Generate an Error ReportTrace Options Advanced AnalysisTrace Options Nodatasheet No Data SheetLimit Timing Report Output Timing Report File NameSkew Run Run Timing Analyzer MacroChange Speed Skew Analyze Clock Skew for All ClocksUlimit Stamp Generates Stamp timing model filesReport Uncovered Paths Stampstampfile design.ncdVlimit Trace Command Line ExamplesGenerate a Verbose Report Xml XML Output File NameTrace Reports Trace ReportsNet Skew Constraints Net Delay ConstraintsPath Delay Constraints Timing Verification with Trace1Path Delay Constraint Terminology Definition Clock Skew and Setup Checking2Clock Skew Example 2Clock Skew and Setup Checking Terminology Terms Definition3Clock Passing Through Multiple Buffers Reporting with Trace 5Error reporting for failed timing constraints Data Sheet Report Development System Reference Guide 227 BSLOT0 D0S Report Legend Guaranteed Setup and Hold ReportingHold Times Setup TimesTrce -o summary.twr ramb16s1.ncd Summary Report Without a Physical Constraints File SpecifiedTrce -o summary1.twr ramb16s1.ncd clkperiod.pcf Development System Reference Guide 233 Trce -e 3 ramb16s1.ncd clkperiod.pcf -o errorreport.twr Development System Reference Guide 235 236 Development System Reference Guide 237 BUFGMUX.I0 Offset Constraints Offset ConstraintsOffset in Path Details Offset in Constraint ExamplesOffset in Header Offset in Detailed Path Data Offset in Detail Path Clock Path Offset In with Phase Shifted ClockDevelopment System Reference Guide 243 Offset OUT Header Offset OUT Constraint ExamplesOffset OUT Detail Clock Path Offset OUT Path DetailsOffset OUT Detail Path Data Period Constraints Period ConstraintsPeriod Constraints Examples Period HeaderPeriod Path Period Path Details Period Constraint with Phase Period Path with Phase Minimum Period Statistics Halting TraceSpeedprint Overview SpeedprintMin Display Minimum Speed Data Specify TemperatureSpeedprint Syntax Speedprint OptionsSpeedprint Example Reports Speedprint Example CommandsSpeedprint Example Commands Command DescriptionLvttl Fast BitGen Overview BitGenLoutfilename.ll Moutfilename.msk Boutfilename.rbt BitGen SyntaxOption Output File BitGen Input Files BitGen Input FilesBitGen Output Files Create Rawbits File BitGen OptionsDo Not Run DRC Bd Update Block RamsSet Configuration Bitgen -goptionsetting design.ncd design.bit design.pcfCclkPin ActiveReconfigActivateGCLK BinaryCompress ConfigRateDebugBitstream DCIUpdateModeDCMShutdown DonePipe DisableBandgapDONEcycle DonePinGSRcycle DriveDoneEncrypt Gclkdel0, Gclkdel1, Gclkdel2, Gclkdel3Key0, Key1, Key2, Key3, Key4, Key5 GWEcycleGTScycle HswapenPinM0Pin KeyFileKeyseq0, Keyseq1, Keyseq2, Keyseq3, Keyseq4, Keyseq5 LCKcyclePartialGCLK M1PinM2Pin MatchcyclePersist PartialMask0, PartialMask1, PartialMask2PartialLeft PartialRightSecurity PowerdownPinProgPin ReadBackStartupClk SEURepairStartCBC StartKeyTmsPin TckPinTdiPin TdoPinUserID No BIT FileUnusedPin Overwrite Existing Output File Create a Logic Allocation FileGenerate a Mask File Create a Partial Bit File276 BSDLAnno Overview BSDLAnnoBSDLAnno Options BSDLAnno SyntaxBSDLAnno Input Files BSDLAnno Output FilesBSDLAnno File Composition BSDLAnno File CompositionEntity Declaration Generic ParameterPackage Pin-Mapping Logical Port DescriptionTAP Description USE StatementScan Port Identification Boundary Register Description Bsdl File Modifications for Single-Ended PinsExplanation BSDLAnno BSDLAnno version number Boundary Scan Behavior in Xilinx DevicesModifications to the Designwarning Section Header CommentsPROMGen Overview PROMGenPromgen options PROMGen SyntaxPROMGen Input Files PROMGen Output FilesPROMGen Options File1.bit file2.bit Add BIT FIlesProm Format Load Prom FileVer Version Prom SizeTemplate File Load UpwardBit Swapping in Prom Files Enable CompressionPROMGen Examples PROMGen Examples292 IBISWriter Overview IBISWriterIbiswriter options infile outfile.ibs IBISWriter SyntaxSet Reference Voltage IBISWriter Input FilesIBISWriter Output Files IBISWriter OptionsArchitecture Option Value Description Ml Multilingual SupportIBISWriter Options Pin Generate Package Parasitics298 CPLDfit Overview CPLDfitCPLDfit Output Files CPLDfit SyntaxCPLDfit Input Files CPLDfit Options Loc Keep Specified Location Constraints Inputs Number of Inputs to Use During OptimizationIostd Specify I/O Standard Keepio Prevent Optimization of Unused InputsNogtsopt Disable Global Output-Enable Optimization Nofbnand Disable Use of Foldback NandsNogclkopt Disable Global Clock Optimization Nogsropt Disable Global Set/Reset OptimizationPinfbk Use Pin Feedback Power Set Power ModeOptimize Optimize Logic for Density or Speed Specify Xilinx PartWysiwyg Do Not Perform Optimization Terminate Set to Termination ModeUnused Set Termination Mode of Unused I/Os Slew Set Slew Rate306 Tsim Syntax TsimTsim Input Files TAEngine Overview TAEngine1TAEngine Design Flow TAEngine SyntaxSpecify Output Filename TAEngine OptionsDetail Detail Report Iopath Trace Paths312 1Hprep6 Design Flow Hprep6Autosig Automatically Generate Signature Hprep6 SyntaxHprep6 Options Tmv Specify Test Vector File Nopullup Disable PullupsSpecify Signature Value for Readback Produce ISC File316 NetGen Overview NetGen1NetGen Output File Types Input Design File NetGenNetGen Simulation Flow NetGen Simulation FlowNetGen Functional Simulation Flow NetGen Supported FlowsNgcbuildoptions toplevelnetlistfile outputngcfile NetGen Timing Simulation FlowSyntax for NetGen Functional Simulation Output files for NetGen Functional SimulationNetGen Timing Simulation Flow Syntax for NetGen Timing SimulationFpga Timing Simulation Output files for Cpld Timing Simulation Output files for Fpga Timing SimulationCpld Timing Simulation Input files for Cpld Timing SimulationOptions for NetGen Simulation Flow Module Simulation of Active Module Insertppbuffers Insert Path Pulse BuffersMhf Multiple Hierarchical Files Sim Generate Simulation Netlist Ofmt Output FormatPcf PCF File Change SpeedInsertglbl Insert glbl.v Module Ti Top Instance NameTm Top Module Name Tp Bring Out Global 3-State Net as PortSdfpath Full Path to SDF File Ne No Name EscapingPf Generate PIN File Sdfanno Include $sdfannotateVHDL-Specific Options for Functional and Timing Simulation Xon truefalse NetGen Equivalence Checking FlowXon Select Output Behavior for Timing Violations NetGen Equivalence Checking FlowInput files for NetGen Equivalence Checking Syntax for NetGen Equivalence CheckingEcn Equivalence Checking Output files for NetGen Equivalence CheckingOptions for NetGen Equivalence Checking Flow Module Verification of Active Module NetGen Static Timing Analysis Flow NetGen Static Timing Analysis FlowNgm Design Correlation File Syntax for NetGen Static Timing Analysis Input files for Static Timing AnalysisOutput files for Static Timing Analysis Options for NetGen Static Timing Analysis Flow 336 Modulename .sim Modulename .ecn Modulename .sta Preserving and Writing Hierarchy FilesSta Generate Static Timing Analysis Netlist Preserving and Writing Hierarchy FilesHierarchy Information File Dedicated Global Signals in Back-Annotation SimulationTestbench File Dedicated Global Signals in Back-Annotation Simulation Global Signals in Verilog NetlistGlobal Signals in Vhdl Netlist 340 Xflow Overview Xflow1XFLOW Design Flow Xflow SyntaxXflow Input Files Xflow Input FilesXflow Output Files 1XFLOW Output Files FPGAs and CPLDs Xflow Output Files2XFLOW Output Files FPGAs 3XFLOW Output Files CPLDs Assemble Module AssemblyXflow Flow Types Xflow Flow Types4Option Files for -assemble Flow Type Description Config Create a BIT File for FPGAsConfigoptionfile Ecn Create a File for Equivalence Checking6Option Files for -fit Flow Type Description Fit Fit a CpldFsim Create a File for Functional Simulation 5Option Files for -ecn Flow Type DescriptionImplement optionfile Implement Implement an Fpga7Option Files for -fsim Flow Type Xflow -p xc2v250fg256-5 -fsim genericverilog.opt testclk.vXflow -p xc2v250fg256-5 -initial budget.opt top.edf Initial Initial Budgeting of Modular DesignXflow Flow Types 8Option Files for -implement Flow Type Initial budget.opt9Option Files for -module Flow Type Module Active Module ImplementationModuleoptionfile -activemodulename 11Option Files for -sta Flow Type Description Mppr Multi-Pass Place and Route for FPGAsSta Create a File for Static Timing Analysis 10Option Files for -mppr Flow Type DescriptionSynthoptionfile SynthSynthesis Types Testclk.prj Tsim Create a File for Timing SimulationOption Files for -synth Flow Types 12Option Files for -synth Flow Type Description13Option Files for -tsim Flow Type Description Flow FilesFpga Flow File FormatReports Flag Enabled DisabledTriggers ExportsEnd Program programname User Command BlocksOption File Format Xflow Option FilesSpecify a Global Variable Xflow OptionsActive Active Module Ed Copy Files to Export DirectoryXflow -implement balanced.opt -o newname testclk.edf Norun Creates a Script File OnlyChange Output File Name OoutputfilenameRdreportdirectory Pd PIMs DirectoryRd Copy Report Files PdpimdirectoryRunning Smart Flow Using Xflow Flow Types in CombinationRunning Xflow Wd Specify a Working DirectoryRunning Xflow Using the SCR, BAT, or TCL FileUsing the Xilxflowpath Environment Variable 366 Data2MEM Overview Data2MEMExecutable and Linkable Format .elf files Data2MEM SyntaxData2MEM Input and Output Files Block RAM Memory Map .bmm filesVerilog .v files Debugging Information Format Dwarf .drf filesMemory .mem files Bit .bit filesUCF .ucf files 1Data2MEM Command Line Options DescriptionData2MEM Options Vhdl .vhd filesData2MEM Options 1Data2MEM Command Line Options Pp filename Name Type Produced By Description Xilinx Development System FilesAppendix MOD Ascii Trace NKY TCL Ascii 378 EDIF2NGD EDIF2NGD, and NGDBuildEDIF2NGD Design Flow Edif2ngd options ediffile ngofile EDIF2NGD SyntaxEDIF2NGD Input Files EDIF2NGD Output FilesAul Allow Unmatched LOCs Add PADs to Top-Level Port SignalsEDIF2NGD Options Llibname Libraries to SearchPart Number Ignore LOC ConstraintsNGDBuild and the Netlist Readers NGDBuildNGDBuild Busnameindex DI3 Netlist Launcher NetlisterBus Matching Bus Naming ConventionsNetlist Launcher Netlister User Rules Format Netlist Launcher Rules FilesUser Rules File User Rules and System RulesDevelopment System Reference Guide 389 Value Types in Key Statements System Rules FileExample 1 Edfrule System Rule Rules File ExamplesExample 3 User Rule Example 2 User RuleNGDBuild File Names and Locations NGDBuild File Names and LocationsExample 4 User Rule 394 Abel GlossaryAsic Boundary scan BitstreamBlock BondedCAE BuftCmos CLBCompiler ConfigurationContention Combinatorial logicDangling net CpldDaisy chain Dangling busDSP DRCEdif EDAFifo EpromFdsd Fpga FmapGlobal 3-state net Global Set/Reset netGate array Global buffersIbuf HDLIFD IeeeJedec LSB MSB NGM NCDPAL PLD PIMRAM PromRTL ROMRPM Startup symbol SDF standard delay formatSet/reset SignalTCL Tsim TraceTTL Xtclsh WireVhdl Vital422