Chapter 17: IBISWriter

Table 17-1: –g Options

R

Architecture

Option

Value

Description

 

 

 

 

Virtex-E

OperatingConditions

Typical_Slow_Fast, Mixed

Use this option to set operating condition

 

 

 

parameters. Typical_Slow_Fast refers to

 

 

 

operating range defined by temperature,

 

 

 

VCCIO, and manufacturing process

 

 

 

ranges. If no –g option is given, the default

 

 

 

value Typical_Slow_Fast is used.

 

 

 

 

Spartan-IIE

OperatingConditions

Typical_Slow_Fast,Mixed

Typical_ Slow_Fast refers to operating

 

 

 

range defined by temperature, VCCIO,

 

 

 

and manufacturing process ranges. If no –

 

 

 

g option is given, the default value

 

 

 

Typical_Slow_Fast is used.

 

 

 

 

XC9500

VCCIO

LVTTL, TTL

Use this option to configure I/Os for 3.3V

 

 

 

(LVTTL) or 5V (TTL) VCCIO reference

 

 

 

voltage. The –g option is required.

 

 

 

 

XC9500XL

VCCIO

LVCMOS2, LVTTL

Use this option to configure outputs for

 

 

 

3.3V (LVTTL) or 2.5V (LVCMOS2) VCCIO

 

 

 

reference voltage. Each user pin is

 

 

 

compatible with 5V, 3.3V, and 2.5V inputs.

 

 

 

The –g option is required.

 

 

 

 

–intstyle (Integration Style)

–intstyle {ise xflow silent}

The –intstyle option reduces screen output based on the integration style you are running. When using the –intstyle option, one of three modes must be specified: ise, xflow, or silent. The mode sets the way information is displayed in the following ways:

–intstyle ise

This mode indicates the program is being run as part of an integrated design environment.

–intstyle xflow

This mode indicates the program is being run as part of an integrated batch flow.

–intstyle silent

This mode limits screen output to warning and error messages only.

Note: The -intstyle option is automatically invoked when running in an integrated environment, such as Project Navigator or XFLOW.

–ml (Multilingual Support)

The –ml option invokes the multilingual support feature to reference an external file (for example, a SPICE file).

296

www.xilinx.com

Development System Reference Guide

Page 295 Page 297
Page 296
Image 296
Xilinx 8.2i manual Ml Multilingual Support, Architecture Option Value Description
Page 295 Page 297

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents