Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual Flow Files, 13Option Files for -tsim Flow Type Description

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 356
Image 356

Chapter 23: XFLOW

R

Xilinx provides the following option files, which are targeted to specific vendors, for use with this flow type.

Table 23-13:Option Files for –tsim Flow Type

Option File

Description

 

 

generic_vhdl.opt

Generic VHDL

 

 

modelsim_vhdl.opt

Modelsim VHDL

 

 

generic_verilog.opt

Generic Verilog

 

 

modelsim_verilog.opt

Modelsim Verilog

 

 

scirocco_vhdl.opt

Scirocco VHDL

 

 

nc_verilog.opt

NC Verilog

 

 

verilog_xl.opt

Verilog-XL

 

 

vcs_verilog.opt

VCS Verilog

 

 

nc_vhdl.opt

NC VHDL

 

 

The following example shows how to use a combination of flow types to fit and perform a VHDL timing simulation on a CPLD:

xflow -p xc2c64-4-cp56 -fit balanced.opt -tsim generic_vhdl.opt main_pcb.vhd

Flow Files

When you specify a flow type on the command line, XFLOW invokes the appropriate flow file and executes some or all of the programs listed in the flow file. These files have a .flw extension. Programs are run in the order specified in the flow file.

Xilinx provides three flow files. You can edit these flow files, to add a new program, modify the default settings, and add your own commands between Xilinx programs. However, you cannot create new flow files of your own.

356

www.xilinx.com

Development System Reference Guide

Page 355 Page 357
Page 356
Image 356
Xilinx 8.2i manual Flow Files, 13Option Files for -tsim Flow Type Description
Page 355 Page 357

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.