R

Tcl Commands for General Usage

file_name specifies the name of the source file(s) you wish to add to the current ISE project. Path names and wildcards can be used to specify one or more files to add to the project. Tcl commands support two wildcard characters: asterisk (*) to indicate multiple characters, or a question mark (?) to indicate a single character.

Example:

% xfile add *.vhd /mysource/mysub_dir timing.ucf

 

 

Description:

In this example, the xfile add command is used to add all of the

 

VHDL source files and the timing.ucf file to the current ISE project.

Tcl Return:

The name of the added file(s).

get (get project file properties)

The xfile get command returns information on the specified project file and its properties. There are two properties supported for this command: name and timestamp. For example, if name is the specified property, the Tcl return is the full name of the specified file. If timestamp is the specified property, the Tcl return is the timestamp of when the file was first added to the project with the xfile add command.

% xfile get <file_name> <nametimestamp>

xfile is the name of the Xilinx Tcl command.

get is the name of the xfile subcommand.

file_name specifies the name of the source file to get the name or timestamp information on.

name if specified, returns the full path of the current project and the name of the specified file.

timestamp if specified, returns the timestamp of when the file was first added to the project with the xfile add command.

Example:

% xfile get timestamp stopwatch.vhd

 

 

Description:

In this example, the xfile get command is used to get the timestamp

 

information for the stopwatch.vhd file.

 

 

Tcl Return:

The value of the specified property as a text string. In this example,

 

the timestamp information of when the file was added to the

 

project.

 

 

remove (remove file from project)

The xfile remove command removes the specified file from the current ISE project.

% xfile remove <file_name>

xfile is the name of the Xilinx Tcl command.

remove is the name of the xfile subcommand.

Development System Reference Guide

www.xilinx.com

81

Page 80 Page 82
Page 81
Image 81
Xilinx 8.2i manual Get get project file properties, Remove remove file from project, Xfile get timestamp stopwatch.vhd
Page 80 Page 82

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents