Xilinx 8.2i manual Process run and manage project processes, Run run process task, 4Process Tasks

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 63
Image 63

R

Tcl Commands for General Usage

process (run and manage project processes)

The process command runs and manages all processes within the current ISE project.

run (run process task)

The process run command runs the synthesis and implementation tools based on the specified process task. Process tasks are entered on the command line as strings distinguished by double quotes (“). The exact text representation of the task in Project Navigator is required. For a complete list of process tasks, see Table 3-4.

% process run <process_task> [-instance <instance_name>] [-force rerunrerun_all]

process is the name of the Xilinx Tcl command.

run is the name of the process subcommand.

process_task specifies the name of one of the process tasks to run. Process tasks are listed in the Process window in Project Navigator. Note that the list of available processes changes, based on the source file you select. You can also use the project get_processes command to view a list of available processes. See the process get_processes command for more information. Process tasks vary by device family.

instance_name specifies the name of the instance to force re-implementation of. This is only needed for processes that do not use the entire design.

-forceis the command to force the re-implementation of the specified process, regardless of the partition preserve setting. See the partition set command for more information on setting preservation levels.

rerun reruns the processes and updates input data as necessary, by running any dependency processes that are out-of-date.

rerun_all reruns the processes and all dependency processes back to the source data, as defined by the specified process goal. All processes are run whether they are out of date or not.

Example:

% process run “Implement Design” -force rerun_all

 

 

Description:

In this example, the process run command is used to force the re-

 

implementation of the entire design, regardless of whether all

 

source files are up-to-date or not.

Tcl Return:

True if the process was successful; false otherwise.

The following table lists the Tcl-supported process tasks, which are based on the GUI names in Project Navigator. Process tasks are entered as text strings, distinguished by double quotes (“), as shown in the table. Note that the source file determines what processes are available. This table lists all processes in order, beginning with synthesis.

Table 3-4:Process Tasks

“Synthesize - XST”

“Check Syntax”

“Generate Post-Synthesis Simulation Model”

“Implement Design”

Development System Reference Guide

www.xilinx.com

63

Page 63
Image 63
Xilinx 8.2i manual Process run and manage project processes, Run run process task, 4Process Tasks

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.