R

BitGen Input Files

pcf_file is the name of a physical constraints file. BitGen uses this file to interpret CONFIG constraints, which control bitstream options. These CONFIG constraints override default behavior and can be overridden by configuration options. See “–g (Set Configuration).” BitGen automatically reads the .pcf file by default. If the PCF is the second file specified on the command line, it must have a .pcf extension. If it is the third file specified, the extension is optional; .pcf is assumed. If a .pcf file name is specified, it must exist; otherwise, the input design name with a .pcf extension is assumed.

Type the following syntax to see a complete list of BitGen command line options and supported devices:

bitgen —h

BitGen Input Files

Input to BitGen comprises the following files:

•NCD file—a physical description of the design mapped, placed and routed in the target device. The NCD file must be fully routed.

•PCF—an optional user-modifiable ASCII Physical Constraints File.

•NKY—an optional encryption key file.

Note: For more information on encryption, see the following web site:

http://www.xilinx.com/products.

BitGen Output Files

Output from BitGen comprises the following files:

Table 14-1:BitGen Output Files

Output File Type

Output File Description

 

 

.bgn

Contains log information for the BitGen run, including

 

command line options, errors, and warnings. Always produced.

 

 

.bin

A binary file that contains only configuration data. The .bin has

 

no header like the .bit file. Produced when –g Binary:Yes is

 

specified.

 

 

.bit

A binary file that contains proprietary header information as

 

well as configuration data. Meant for input to other Xilinx tools,

 

such as PROMGen and iMPACT. Always produced unless the -

 

j option is specified.

 

 

.drc

A design rule check (DRC) file for the design. Contains log

 

information or Design Rules Checker, including errors and

 

warnings. Always produced unless the -d option is specified.

 

 

.isc

Contains the configuration data in IEEE1532 format. Produced

 

when -g IEEE:1532:Yes is specified.

 

 

.ll

An ASCIII file that contains information on each of the nodes in

 

the design that can be captured for readback. The file contains

 

the absolute bit position in the readback stream, frame address,

 

frame offset, logic resource used, and name of the component in

 

the design. Produced when the -l option is specified.

 

 

Development System Reference Guide

www.xilinx.com

259

Page 258 Page 260
Page 259
Image 259
Xilinx 8.2i manual BitGen Input Files, BitGen Output Files
Page 258 Page 260

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents