ReportGen Options, Option Usage Function

Chapter 9: PAR

Files output by ReportGen are placed in the current working directory or the path that is specified on the command line with the -o option. ReportGen Options. The output pad files have the same root name as the output design file, but the .txt and .csv files have the tag “pad” added to the output design name. For example, output_pad.txt.

ReportGen Options

You can customize ReportGen output by specifying options when you run ReportGen from the command line. You must specify the reports you wish to generate.

The following table lists available ReportGen options and includes a usage example and functional description for each option

Option	Usage	Function

–f	reportgen –f cmdfile.cmd	Read ReportGen
		command line arguments
		and switches specified in a
		command file

–h	reportgen –h	Display reportgen usage
		information and help
		contents

–intstyle	reportgen –intstyle	Reduce screen output to
	[isexflowsilent]	error and warning
		messages based on the
		integration style you are
		running

–o	reportgen –o	Specify the report output
		directory and filename

–pad	reportgen design.ncd –pad	Generate a pad report file

–padfmt{padcsvtxt}	reportgen design.ncd –pad –	Generate a pad report in a
	padfmt csv	specified format

–padcolsort	reportgen design.ncd –pad	Generate a specified pad
	–padfmt [padcsvtxt]	report sorted on specified
	–padsortcol 5,1:3	columns.
		Default: No sorting and all
		columns are displayed.

–r	reportgen design.ncd –r delay	Generate a delay report file
		in text format.

186

www.xilinx.com

Development System Reference Guide

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i manual ReportGen Options, Option Usage Function, Isexflowsilent, Padfmt padcsvtxt

Models: 8.2i

Chapter 9: PAR

ReportGen Options

Option

Usage

Function

[isexflowsilent]

–padfmt{padcsvtxt}

Development System Reference Guide

8.2i specifications