PAR Options, Ol value for the router | Xilinx 8.2i instruction

Chapter 9: PAR

•PAR file—a PAR report including summary information of all placement and routing iterations.

•PAD file—a file containing I/O pin assignments in a parsable database format.

•CSV file—a file containing I/O pin assignments in a format supported by spreadsheet programs.

•TXT file—a file containing I/O pin assignments in a ASCII text version for viewing in a text editor.

•GRF (Guide Report File)— a file that is created when you use the –gf option.

PAR Options

You can customize the placement and routing of your design by specifying one or more of the command line options when you run PAR. You can place a design without routing it, perform a single placement, perform a number of placements using different cost tables, and specify an effort level (std, med, high) based on the complexity of your design.

The following tables list a summary of the PAR command line options, along with a short description of their functions, default settings, and effort levels:

Table 9-1:Effort Level Options

Option		Function	Range		Default

–oleffort_level	Overall placement and routing		std, med,		std
	effort level		high

–plplacer_effort_level	Placement effort level		std, med,		Determined by
	(overrides the –ol value for the		high		the –ol setting
	placer)

–rlrouter_effort_level	Routing effort level (overrides		std, med,		Determined by
	–ol value for the router)		high		the –ol setting

–xeextra_effort_level	Set extra effort level		normal,		No extra effort
	(only available if -ol is set to		continue		level is used
	high)

Table 9-2:General Options

Option		Function		Range	Default

–fcommand_file		Executes command line		N/A	No command
		arguments in a specified			line file
		command file

–intstyle		Reduced screen output to error		ise,	Display all
		and warning messages based on		xflow,	information on
		the integration style you are		silent	the screen
		running

–k		Run re-entrant router starting		N/A	Run placement
		with existing placement and			and standard
		routing			router (Do not
					run re-entrant
					routing)

166

www.xilinx.com

Development System Reference Guide

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i PAR Options, 1Effort Level Options Function Range Default, Ol value for the router

Models: 8.2i

Chapter 9: PAR

PAR Options

Table 9-1:Effort Level Options

Function

Range

Default

–plplacer_effort_level

–ol value for the router)

–xeextra_effort_level

Table 9-2:General Options

Function

Range

Default

–fcommand_file

Development System Reference Guide

8.2i specifications