Manuals / Xilinx / Marine Equipment / Life Jacket

Xilinx 8.2i manual CPLDfit Syntax, CPLDfit Input Files, CPLDfit Output Files

Models: 8.2i

1 422
Download 422 pages 26.35 Kb
Page 300
Image 300

Chapter 18: CPLDfit

R

CPLDfit Syntax

Following is the command line syntax for running the CPLDfit program:

cpldfit infile.ngd [options]

options can be any number of the CPLDfit options listed in the “CPLDfit Options” section of this chapter. They do not need to be listed in any particular order. Separate multiple options with spaces.

CPLDfit Input Files

CPLDfit takes the following file as input:

•NGD file—Native Generic Database file output by NGDBuild. This file contains a logical description of the design expressed both in terms of the hierarchy used when the design was first created and in terms of lower-level Xilinx primitives to which the hierarchy resolves.

CPLDfit Output Files

CPLDfit outputs the following files:

•VM6 file—This file is the default output file from CPLDfit and the input file to the Hprep6 and TAEngine programs. See Chapter 21, “Hprep6” and Chapter 20, “TAEngine” for more information.

•GYD file—This file is the optional guide file generated by CPLDfit, which contains pin freeze information as well as the placement of internal equations from the last successful fit.

•RPT file—This file is the CPLDfit report file, which contains a resource summary, implemented equations, device pinout as well as the compiler options used by CPLDfit.

•XML file—This file is used to generate an HTML report.

•PNX file—This file is used by the IBISWriter program to generate an IBIS model for the implemented design.

•CXT file—This file is used by the XPower program to calculate and display power consumption. It is not available for XC9500/XL/XV devices.

•MFD file—This file is used by the ChipViewer GUI program and HTML Reports to generate a graphical representation of the design implementation.

300

www.xilinx.com

Development System Reference Guide

Page 299 Page 301
Page 300
Image 300
Xilinx 8.2i manual CPLDfit Syntax, CPLDfit Input Files, CPLDfit Output Files
Page 299 Page 301

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.