Preface: About This Guide

R

•Chapter 7, “MAP”—MAP packs the logic defined by an NGD file into FPGA elements such as CLBs, IOBs, and TBUFs.

•Chapter 8, “Physical Design Rule Check”—The physical Design Rule Check (DRC) comprises a series of tests run to discover physical errors in your design.

•Chapter 9, “PAR”—PAR places and routes FPGA designs.

•Chapter 10, “XPower”—XPower is a power and thermal analysis tool that generates power and thermal estimates after the PAR or CPLDfit stage of the design.

•Chapter 11, “PIN2UCF,”—PIN2UCF generates pin-locking constraints in a UCF file by reading a a placed NCD file for FPGAs or GYD file for CPLDs.

•Chapter 12, “TRACE”—Timing Reporter and Circuit Evaluator (TRACE) performs static timing analysis of a physical design based on input timing constraints.

•Chapter 13, “Speedprint”— Speedprint lists block delays for a specified device and its speed grades.

•Chapter 14, “BitGen”—BitGen creates a configuration bitstream for an FPGA design.

•Chapter 15, “BSDLAnno”—BSDLAnno automatically modifies a BSDL file for post- configuration interconnect testing.

•Chapter 16, “PROMGen” —PROMGen converts a configuration bitstream (BIT) file into a file that can be downloaded to a PROM. PROMGen also combines multiple BIT files for use in a daisy chain of FPGA devices.

•Chapter 17, “IBISWriter”—IBISWriter creates a list of pins used by the design, the signals inside the device that connect those pins, and the IBIS buffer model that applies to the IOB connected to the pins.

•Chapter 18, “CPLDfit” —CPLDfit reads in an NGD file and fits the design into the selected CPLD architecture.

•Chapter 19, “TSIM” — TSIM formats an implemented CPLD design (VM6) into a format usable by the NetGen timing simulation flow, which produces a back- annotated timing file for simulation.

•Chapter 20, “TAEngine” —TAEngine performs static timing analysis on a successfully implemented Xilinx CPLD design (VM6).

•Chapter 21, “Hprep6” —Hprep6 takes an implemented CPLD design (VM6) from CPLDfit and generates a JEDEC (JED) programming file.

•Chapter 22, “NetGen”—NetGen reads in applicable Xilinx implementation files, extracts design data, and generates netlists that are used with supported third-party simulation, equivalence checking, and static timing analysis tools.

•Chapter 23, “XFLOW”—XFLOW automates the running of Xilinx implementation and simulation flows.

•Chapter 24, “Data2MEM”—Data2MEM transforms CPU execution code, or pure data, into Block RAM initialization records.

•“Appendix A”—This appendix gives an alphabetic listing of the files used by the Xilinx Development System.

•“Appendix B” —This appendix describes the netlist reader, EDIF2NGD, and how it interacts with NGDBuild.

4

www.xilinx.com

Development System Reference Guide

Page 3 Page 5
Page 4
Image 4
Xilinx 8.2i manual Preface About This Guide
Page 3 Page 5

8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.
Top Page Image Contents