Development System Reference Guide 177 | Xilinx 8.2i specification

PAR Reports

**************************

Generating Clock Report

**************************

+	---------------------	+	--------------+------	+	------	+	------------	+	----------+
	Clock Net		Resource LockedFanoutNet Skew(ns)Max Delay(ns)
+	---------------------	+	--------------+------	+	------	+	------------	+	----------+
test_lutram_bram/CLK
	1X		BUFGMUX1P No		43		0.023		0.724
+	---------------------	+	--------------+------	+	------	+	------------	+	----------+
	clk_bram_BUFGP		BUFGMUX6S No		6		0.004		0.704
+	---------------------	+	--------------+------	+	------	+	------------	+	----------+
	clk_slice_BUFGP		BUFGMUX3P No		4		0.000		0.700
+	---------------------	+	--------------+------	+	------	+	------------	+	----------+
	clk_lut_test_BUFGP		BUFGMUX7P No		11		0.027		0.715
+	---------------------	+	--------------+------	+	------	+	------------	+	----------+

The next portion of the PAR report lists information on timing constraints contained in the input PCF. The first line of this section shows the Timing Score, which in this example is 0. In cases where a timing constraint is not met, the Timing Score will be greater than 0. The lower the Tim- ing Score, the better the result.

Note: The constraints table in this section is not generated when no constraints are given in the input PCF, or the –x option is used.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.

This may be due to a setup or hold violation.

----------------------------------------------------------------------------

Constraint	Requested	Actual		Logic
				Levels

----------------------------------------------------------------------------

TS_clk_lut_test = PERIOD TIMEGRP "clk_lut 2.800ns		2.761ns	1
_test" 2.800 nS HIGH 50.000000 %

----------------------------------------------------------------------------

TS_clk_bram = PERIOD TIMEGRP "clk_bram"	1.400ns	1.339ns	1
1.400 nS HIGH 50.000000 %

----------------------------------------------------------------------------

TS_clk_slice = PERIOD TIMEGRP	"clk_slice" 1.200ns	1.150ns	1
1.200 nS HIGH 50.000000 %

----------------------------------------------------------------------------

TS_clkB	= PERIOD TIMEGRP "clkB"	2.700 nS N/A	N/A	N/A
HIGH	50.000000 %

----------------------------------------------------------------------------

TS_test_lutram_bram_CLK0_W = PERIOD TIMEG		2.700ns	2.494ns	0
RP "test_lutram_bram_CLK0_W" TS_clkB *	1
.000000 HIGH 50.000 %

----------------------------------------------------------------------------

OFFSET = IN 600 pS BEFORE COMP "clk_lut_ 0.600ns		0.565ns		1
test" TIMEGRP "Lut_test_1_and_2"

----------------------------------------------------------------------------

Development System Reference Guide

www.xilinx.com

177 8.2i specifications

Xilinx 8.2i is a significant version of the Xilinx ISE (Integrated Software Environment) that emerged in the early 2000s, marking an important milestone in the world of FPGA (Field-Programmable Gate Array) development. This version introduced a slew of advanced features, technologies, and characteristics that made it an indispensable tool for engineers and developers in designing, simulating, and implementing digital circuits.

One of the standout features of Xilinx 8.2i is its enhanced design entry capabilities. This version supports multiple design entry methods, including schematic entry, VHDL, and Verilog HDL, giving engineers the flexibility to choose their preferred approach. The integrated environment provides user-friendly graphical interfaces, making it accessible for both novice and experienced users.

Xilinx 8.2i's synthesis tools have been improved to enable more efficient design compilation and optimization. The new algorithms used in this version facilitate faster synthesis times while reducing power consumption and improving performance. Furthermore, it features support for advanced FPGA architectures, which allows for the implementation of more complex designs with greater efficiency.

The implementation tools in Xilinx 8.2i include advanced place and route capabilities, utilizing state-of-the-art algorithms for optimized resource usage. These tools enable designers to make better use of FPGA resources, ensuring that designs fit within the constraints of the target device while maximizing performance.

Another key characteristic of Xilinx 8.2i is its extensive support for various Xilinx devices such as the Spartan, Virtex, and CoolRunner series. This compatibility ensures that developers can leverage the powerful features of these FPGA families, including high-speed transceivers and DSP slices.

Xilinx 8.2i also places a strong emphasis on simulation and verification. The version integrates with various simulation tools, allowing for thorough testing of the designs before implementation. This reduces the risk of errors and ensures that the final product meets specifications.

In addition, this version includes support for design constraints, enabling engineers to specify timing, area, and other critical design parameters. By accommodating constraints, Xilinx 8.2i helps in achieving reliable and efficient designs tailored to project needs.

In summary, Xilinx 8.2i is a robust software development tool that enhances the design process for FPGAs. Its comprehensive features, including multiple design entry options, advanced synthesis and implementation tools, extensive device support, and strong simulation capabilities, make it a valuable resource for engineers and developers striving for innovation in digital design.

Xilinx 8.2i manual Development System Reference Guide 177

Models: 8.2i

PAR Reports

HIGH

Development System Reference Guide

177

8.2i specifications