![](/images/new-backgrounds/1264492/264492259x1.webp)
R
Chapter 9: Configuration and Status
Register 0: Control Register
MDIO Register 0: Control Register
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 0 | |
|
|
|
|
|
|
|
|
|
|
|
|
| |
Reg 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| RESET | LOOPBACK | SPEED | POWER DOWN | ISOLATE | RESTART | DUPLEX MODE | COLLISION TEST | SPEED | UNIDIRECTIONAL ENABLE |
| RESERVED |
Table 9-14: Control Register (Register 0)
Bit(s) | Name |
| Description | Attributes | Default |
| Value | ||||
|
|
|
|
| |
|
|
|
|
|
|
0.15 | Reset | 1 | = PCS/PMA reset | read/write | 0 |
|
| 0 | = Normal Operation | self clearing |
|
|
|
|
|
|
|
0.14 | Loopback | 1 | = Enable Loopback Mode | read/write | 0 |
|
| 0 | = Disable Loopback Mode |
|
|
|
| When used with a RocketIO transceiver, |
|
| |
|
| the core is placed in internal loopback |
|
| |
|
| mode. |
|
| |
|
| With the TBI version, Bit 1 is connected to |
|
| |
|
| ewrap. When set to ‘1’ indicates to the |
|
| |
|
| external PMA module to enter loopback |
|
| |
|
| mode. |
|
| |
|
| See “Loopback,” page 197. |
|
| |
|
|
|
|
| |
0.13 | Speed | Always returns a 0 for this bit. Together | returns 0 | 0 | |
| Selection | with bit 0.6, speed selection of 1000 Mbps |
|
| |
| (LSB) | is identified. |
|
| |
|
|
|
|
| |
0.12 | Auto- | Ignore this bit because | read/ write | 1 | |
| Negotiation | is not included. |
|
| |
| Enable |
|
|
|
|
|
|
|
|
|
|
0.11 | Power Down | 1 | = Power down | read/ write | 0 |
|
| 0 | = Normal operation |
|
|
|
| With the PMA option, when set to ’1’ the |
|
| |
|
| RocketIO transceiver is placed in a low- |
|
| |
|
| power state. This bit requires a reset (see |
|
| |
|
| bit 0.15) to clear. |
|
| |
|
| With the TBI version this register bit has |
|
| |
|
| no effect. |
|
| |
|
|
|
|
|
|
0.10 | Isolate | 1 | = Electrically Isolate PHY from GMII | read/write | 1 |
|
| 0 | = Normal operation |
|
|
|
|
|
|
|
|
130 | www.xilinx.com | Ethernet |
|
| UG155 March 24, 2008 |