
Management Registers
Table 9-30: SGMII Control (Register 0) (Continued)
R
Bit(s) | Name | Description | Attributes | Default | |
Value | |||||
|
|
|
| ||
|
|
|
|
| |
0.5 | Unidirectiona | Enable transmit regardless of | read/ write | 0 | |
| l Enable | whether a valid link has been |
|
| |
|
| established |
|
| |
|
|
|
|
| |
0.4:0 | Reserved | Always return 0s , writes ignored | returns 0s | 00000 | |
|
|
|
|
|
Register 1: SGMII Status
MDIO Register 1: SGMII Status
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Reg 1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 10Mb/s FULL DUPLEX | 10Mb/s HALF DUPLEX | EXTENDED STATUS | UNIDIRECTIONAL ANILITY | MF PREAMBLE SUPPRESSION | REMOTE FAULT | LINK STATUS | JABBER DETECT | EXTENDED CAPABILITY |
Table 9-31: SGMII Status (Register 1)
Bit(s) | Name | Description | Attributes | Default | |
Value | |||||
|
|
|
| ||
|
|
|
|
| |
1.15 | Always returns a ‘0’ for this bit because | returns 0 | 0 | ||
|
|
|
| ||
|
|
|
|
| |
1.14 | Always returns a ‘0’ for this bit because | returns 0 | 0 | ||
| Duplex |
|
| ||
|
|
|
|
| |
1.13 | Always returns a ‘0’ for this bit because | returns 0 | 0 | ||
| Duplex |
|
| ||
|
|
|
|
| |
1.12 | 10 Mbps Full Duplex | Always returns a ‘0’ for this bit because 10 | returns 0 | 0 | |
|
| Mbps Full Duplex is not supported |
|
| |
|
|
|
|
| |
1.11 | 10 Mbps Half Duplex | Always returns a ‘0’ for this bit because 10 | returns 0 | 0 | |
|
| Mbps Half Duplex is not supported |
|
| |
|
|
|
|
| |
1.10 | Always returns a ‘0’ for this bit because | returns 0 | 0 | ||
| Duplex |
|
| ||
|
|
|
|
| |
1.9 | Always returns a ‘0’ for this bit because | returns 0 | 0 | ||
| Duplex |
|
| ||
|
| supported |
|
| |
|
|
|
|
| |
1.8 | Extended Status | Always returns a ‘1’ for this bit to indicate | returns 1 | 1 | |
|
| the presence of the Extended Register |
|
| |
|
| (Register 15) |
|
| |
|
|
|
|
|
Ethernet | www.xilinx.com | 147 |