Management Registers
R
SGMII Standard without the Optional Auto-Negotiation
The Registers provided for SGMII operation in this core are adaptations of those defined in IEEE 802.3 clauses 37 and 22. In an SGMII implementation, two different types of links exist. They are the SGMII link between the MAC and PHY (SGMII link) and the link across the Ethernet Medium itself (Medium). See Figure
The state of the link across the Ethernet Medium itself is not directly available when SGMII
Table 9-29: MDIO Registers for 1000BASE-X with Auto-Negotiation
Register Address | Register Name |
|
|
0 | SGMII Control Register |
|
|
1 | SGMII Status Register |
|
|
2,3 | PHY Identifier |
|
|
4 | SGMII |
|
|
15 | SGMII Extended Status Register |
|
|
Register 0: SGMII Control
MDIO Register 0: SGMII Control
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 0 | |
|
|
|
|
|
|
|
|
|
|
|
|
| |
Reg 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| RESET | LOOPBACK | SPEED | POWER DOWN | ISOLATE | RESTART | DUPLEX MODE | COLLISION TEST | SPEED | UNIDIRECTIONAL ENABLE |
| RESERVED |
Ethernet | www.xilinx.com | 145 |