
Operation of the Core
R
replace the link_timer_value[8:0] port that is used when the core is generated for a single standard.
•link_timer_basex[8:0] The value placed on this port is sampled at the beginning of the
•link_timer_sgmii[8:0] The value placed on this port is sampled at the beginning of the
Both ports follow the same rules that are described in “Setting the Configurable Link
Timer,” page 156.
Ethernet | www.xilinx.com | 159 |