R
Chapter 6
The Ten-Bit Interface
This chapter provides general guidelines for creating
Ten-Bit-Interface Logic
The example design delivered with the core is split between two hierarchical layers, as illustrated in Figure
•Instantiates the core from HDL
•Connects the
TBI
The TBI logic implemented in the block level is illustrated in all the figures in this chapter.
Transmitter Logic
Figure 6-1 illustrates the use of the physical transmitter interface of the core to create an external TBI in a Virtex-II family device. The signal names and logic shown exactly match those delivered with the example design when TBI is chosen. If other families are chosen, equivalent primitives and logic specific to that family will automatically be used in the example design.
Figure 6-1 shows that the output transmitter data path signals are registered in device IOBs before driving them to the device pads. The logic required to forward the transmitter clock is also shown. The logic uses an IOB output Double-Data-Rate (DDR) register so that the clock signal produced incurs exactly the same delay as the data and control signals. This clock signal, pma_tx_clk, is inverted with respect to gtx_clk so that the rising edge of pma_tx_clk occurs in the center of the data valid window to maximize setup and hold times across the interface.
Ethernet | www.xilinx.com | 69 |