Field† Symval† | Texas Instruments TMS320C64x DSP specs

Video Capture Registers

3.13.5 Video Capture Channel x Field 2 Start Register (VCASTRT2, VCBSTRT2)

The captured image is a subset of the incoming image. The video capture channel x field 2 start register (VCASTRT2, VCBSTRT2) defines the start of the field 2 captured image. (This allows different window alignment or size for each field.) Note that the size is defined relative to incoming data (before scaling). VCxSTRT2 is shown in Figure 3–33 and described in Table 3–18.

In BT.656 or Y/C modes, the horizontal (pixel) counter is reset by the horizontal event (as selected by the HRST bit in VCxCTL) and the vertical (line) counter is reset by the vertical event (as selected by the VRST bit in VCxCTL). Field 2 capture starts when HCOUNT = VCXSTART, VCOUNT = VCYSTART, and field 2 capture is enabled.

These registers are not used in raw data mode or TSI mode because their capture sizes are completely defined by the field 1 start and stop registers.

Figure 3–33. Video Capture Channel x Field 2 Start Register (VCASTRT2, VCBSTRT2)

31	28	27	16
	Reserved		VCYSTART

	R-0		R/W-0
15	12	11	0

	Reserved		VCXSTART

	R-0		R/W-0

Legend: R = Read only; R/W = Read/Write; -n= value after reset

Table 3–18. Video Capture Channel x Field 2 Start Register (VCxSTRT2) Field Descriptions

					Description
Bit	field†	symval†	Value	BT.656 or Y/C Mode		Raw Data Mode	TSI Mode
31–28	Reserved	–	0	Reserved. The reserved bit location is always read as 0. A
				value written to this field has no effect.

27–16	VCYSTART	OF(value)	0–FFFh	Starting line number.		Not used.	Not used.

15–12	Reserved	–	0	Reserved. The reserved bit location is always read as 0. A
				value written to this field has no effect.

11–0	VCXSTART	OF(value)	0–FFFh	Starting pixel number.		Not used.	Not used.
				Must be an even number
				(LSB is treated as 0).

† For CSL implementation, use the notation VP_VCxSTRT2_field_symval

SPRU629

Video Capture Port

3-61

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.

Texas Instruments TMS320C64x DSP manual Field† Symval†

Models: TMS320C64x DSP

Figure 3–33. Video Capture Channel x Field 2 Start Register (VCASTRT2, VCBSTRT2)

VCYSTART

VCXSTART

Description

Bit

field†

symval†

Value

VCYSTART

OF(value)

VCXSTART

OF(value)

SPRU629

TMS320C64x DSP specifications