Video Capture Registers

Table 3–15. Video Capture Channel A Control Register (VCACTL)

Field Descriptions (Continued)

 

 

 

 

 

 

Description

 

 

Bit

field†

symval†

Value

BT.656 or Y/C Mode

 

Raw Data Mode

 

TSI Mode

12

LFDE

 

 

Long field detect enable bit.

 

 

 

 

DISABLE

0

Long field detect

 

Not used.

 

Not used.

 

 

 

 

 

 

 

 

is disabled.

 

 

 

 

 

 

ENABLE

1

Long field detect

 

Not used.

 

Not used.

 

 

 

 

is enabled.

 

 

 

 

 

 

 

 

 

 

 

 

 

11

SFDE

 

Short field detect enable bit.

 

DISABLE

0

Short field detect

 

Not used.

 

 

 

 

 

is disabled.

 

 

 

ENABLE

1

Short field detect

 

Not used.

 

 

 

is enabled.

 

 

 

 

 

 

 

 

Not used.

Not used.

10

RESMPL

 

Chroma resampling enable bit.

 

DISABLE

0

Chroma resampling is

 

Not used.

 

 

 

 

 

disabled.

 

 

 

ENABLE

1

Chroma is horizontally

 

Not used.

 

 

 

resampled from

 

 

 

 

 

4:2:2 co-sited to

 

 

 

 

 

4:2:0 interspersed

 

 

 

 

 

before saving to

 

 

 

 

 

chroma buffers.

 

 

 

 

 

 

 

 

Not used.

Not used.

9

Reserved –

0

Reserved. The reserved bit location is always read as 0. A value

 

 

 

written to this field has no effect.

8 SCALE

 

Scaling select bit.

NONE

0

No scaling

HALF

1

½ scaling

Not used.

Not used.

Not used.

Not used.

7

CON‡

 

Continuous capture enable bit.

 

DISABLE

0

Continuous capture is disabled.

 

ENABLE

1

Continuous capture is enabled.

† For CSL implementation, use the notation VP_VCACTL_field_symval

‡For complete encoding of these bits, see Table 3–6, Table 3–11, and Table 3–12.

3-56

Video Capture Port

SPRU629

Page 117 Page 119
Page 118
Image 118
Texas Instruments TMS320C64x DSP manual Half, Con ‡
Page 117 Page 119

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents