Video Display Registers

4.12.15 Video Display Threshold Register (VDTHRLD)

The video display threshold register (VDTHRLD) sets the display FIFO thresh- old to determine when to load more display data. The VDTHRLD is shown in Figure 4–53 and described in Table 4–20.

The VDTHRLDn bits determines how much space must be available in the display FIFOs before the appropriate DMA event may be generated. The Y FIFO uses the VDTHRLDn value directly while the Cb and Cr values use ½ the VDTHRLDn value rounded up to the next doubleword (1/2 (VDTHRLDn + VTHRLDn mod 2). The DMA transfer size must be less than the value used for each FIFO. Typically, VDTHRLDn is set to the horizontal line length rounded up to the next doubleword boundary. For nonline length thresholds, the display data unpacking mechanism places certain restrictions of what VDTHRLDn values are valid (see section 2.3.3).

The VDTHRLD2 bits behaves identically to VDTHRLD1, but are used during field 2 capture. It is only used if the field 2 DMA size needs to be different from the field 1 DMA size for some reason (for example, different display line lengths in field 1 and field 2).

In raw display mode, the INCPIX bits determine when the frame pixel counter (FPCOUNT) is incremented . If, for example, each output value represents the R, G, or B portion of a display pixel, then the INCPIX bits are set to 3h so that the pixel counter is incremented only on every third output clock. An INCPIX value of 0h represents a count of 16 rather than 0.

Figure 4–53. Video Display Threshold Register (VDTHRLD)

31

 

 

26

25

16

 

Reserved

 

 

 

VDTHRLD2

 

 

 

 

 

 

 

R-0

 

 

 

R/W-0

15

12

11

10

9

0

 

 

 

 

 

 

INCPIX

Reserved

 

VDTHRLD1

 

 

 

 

 

 

 

R/W-0001

 

R-0

 

R/W-0

Legend: R = Read only; R/W = Read/Write; -n= value after reset

4-76

Video Display Port

SPRU629

Page 220 Page 222
Page 221
Image 221
Texas Instruments TMS320C64x DSP manual Video Display Threshold Register Vdthrld, Incpix
Page 220 Page 222

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents