Example 1: Noncontinuous Frame Capture for 525/60 Format

A.1 Example 1: Noncontinuous Frame Capture for 525/60 Format

This is an example that explains how to configure the video port for 8-bit BT.656 noncontinuous frame capture on channel A for 525/60 format. See ITU–R BT.656-4 and video port specification (Figures 4–11, 4–33, 4–34, and Table 4–37) for more details on 525/60 format.

/**********************************************************/

 

/* Capture parameter definitions based on 525/60 format */

 

/**********************************************************/

 

#define VCA_HBLNK_SIZE

138 /* (858–720),horizontal blanking

*/

/* (EAV/SAV inclusive)

 

 

*/

#define VCA_VBLNK1_SIZE

19

/* (20–1),v.blanking for field1

*/

#define VCA_VBLNK2_SIZE

19

/* (283–264),v.blanking for field2

*/

#define VCA_IMG_HSIZE1

720 /* field1 horizontal image size

*/

#define VCA_IMG_VSIZE1

244 /* (263–20+1), fld1 vertical image size */

#define VCA_IMG_HSIZE2

720 /* field2 horizontal image size

*/

#define VCA_IMG_VSIZE2

243 /* (525–283+1), fld2 vertical image size */

/* Define field image sizes */

 

 

#define VCA_IMAGE_SIZE1

(VCA_IMG_HSIZE1 * VCA_IMG_VSIZE1)

 

#define VCA_IMAGE_SIZE2

(VCA_IMG_HSIZE2 * VCA_IMG_VSIZE2)

 

/* ––––––––––––––––––––––––––––––––––––––––––––––––––––––– */

 

/* Define channel A capture window co–ordinates for Field1 */

 

/* ––––––––––––––––––––––––––––––––––––––––––––––––––––––– */

 

/* HRST = 0, start of horizontal blanking */

 

#define VCA_XSTART1

(VCA_HBLNK_SIZE – 2/*EAV*/)

 

/* VRST = 1, end of vertical blanking */

 

#define VCA_YSTART1

1

 

 

#define VCA_XSTOP1

(VCA_XSTART1 + VCA_IMG_HSIZE1 – 1)

 

#define VCA_YSTOP1

(VCA_YSTART1 + VCA_IMG_VSIZE1 – 1)

 

/* ––––––––––––––––––––––––––––––––––––––––––––––––––––––– */

 

/* Define channel A capture window co–ordinates for Field2 */

 

/* ––––––––––––––––––––––––––––––––––––––––––––––––––––––– */

 

/* HRST = 0, start of horizontal blanking

*/

#define VCA_XSTART2

(VCA_HBLNK_SIZE – 2/*EAV*/)

 

/* VRST = 1, end of vertical blanking

*/

#define VCA_YSTART2

1

 

 

#define VCA_XSTOP2

(VCA_XSTART2 + VCA_IMG_HSIZE2 – 1)

 

#define VCA_YSTOP2

(VCA_YSTART2 + VCA_IMG_VSIZE2 – 1)

 

/* Define threshold values in double–words. Both fields should

*/

/* same threshold value)

 

 

*/

#define VCA_THRLD_FIELD1

(VCA_IMG_HSIZE1/8) /* line length in

*/

#define VCA_THRLD_FIELD2

VCA_THRLD_FIELD1 /* double–words

*/

/* Define number of events to be generated for field1 and field2

*/

#define VCA_CAPEVT1

(VCA_IMAGE_SIZE1 / (VCA_VDTHRLD1 * 8))

 

#define VCA_CAPEVT2

(VCA_IMAGE_SIZE2 / (VCA_VDTHRLD2 * 8))

 

#define CAPCHA_FRAME_COUNT 5 /* in this example

*/

A-2

Video Port Configuration Examples

SPRU629

Page 278
Image 278
Texas Instruments TMS320C64x DSP Example 1 Noncontinuous Frame Capture for 525/60 Format, VCAIMGHSIZE2 * VCAIMGVSIZE2

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.