Contents

4 Video Display Port

4-1

Discusses the video display port.

 

4.1

Video Display Mode Selection

4-2

 

4.1.1

Image Timing

4-2

 

4.1.2

Video Display Counters

4-5

 

4.1.3

Sync Signal Generation

4-7

 

4.1.4

External Sync Operation

4-8

 

4.1.5

Port Sync Operation

4-8

4.2

BT.656 Video Display Mode

4-9

 

4.2.1

Display Timing Reference Codes

4-9

 

4.2.2

Blanking Codes

4-12

 

4.2.3

BT.656 Image Display

4-12

 

4.2.4

BT.656 FIFO Unpacking

4-13

4.3

Y/C Video Display Mode

4-16

 

4.3.1

Y/C Display Timing Reference Codes

4-16

 

4.3.2

Y/C Blanking Codes

4-17

 

4.3.3

Y/C Image Display

4-17

 

4.3.4

Y/C FIFO Unpacking

4-17

4.4

Video Output Filtering

4-21

 

4.4.1

Output Filter Modes

4-21

 

4.4.2

Chrominance Resampling Operation

4-22

 

4.4.3

Scaling Operation

4-22

 

4.4.4

Edge Pixel Replication

4-23

4.5

Ancillary Data Display

4-25

 

4.5.1

Horizontal Ancillary (HANC) Data Display

4-25

 

4.5.2

Vertical Ancillary (VANC) Data Display

4-25

4.6

Raw Data Display Mode

4-25

 

4.6.1

Raw Mode RGB Output Support

4-26

 

4.6.2

Raw Data FIFO Unpacking

4-26

4.7

Video Display Field and Frame Operation

4-30

 

4.7.1

Display Determination and Notification

4-30

 

4.7.2

Video Display Event Generation

4-32

4.8

Display Line Boundary Conditions

4-33

4.9

Display Timing Examples

4-35

 

4.9.1

Interlaced BT.656 Timing Example

4-35

 

4.9.2

Interlaced Raw Display Example

4-39

 

4.9.3

Y/C Progressive Display Example

4-43

4.10

Displaying Video in BT.656 or Y/C Mode

4-47

4.11

Displaying Video in Raw Data Mode

4-49

 

4.11.1

Handling Underrun Condition of the Display FIFO

4-51

4.12

Video Display Registers

4-52

 

4.12.1

Video Display Status Register (VDSTAT)

4-53

 

4.12.2

Video Display Control Register (VDCTL)

4-55

 

4.12.3

Video Display Frame Size Register (VDFRMSZ)

4-60

 

4.12.4

Video Display Horizontal Blanking Register (VDHBLNK)

4-61

 

4.12.5

Video Display Field 1 Vertical Blanking Start Register (VDVBLKS1)

4-62

viii

SPRU629

Page 8
Image 8
Texas Instruments TMS320C64x DSP manual 11.1

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.