Tables

4–26 Video Display Counter Reload Register (VDRELOAD) Field Descriptions . . . . . . . . . . . . 4-834–27 Video Display Display Event Register (VDDISPEVT) Field Descriptions . . . . . . . . . . . . . 4-844–28 Video Display Clipping Register (VDCLIP) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . 4-854–29 Video Display Default Display Value Register (VDDEFVAL) Field Descriptions . . . . . . . 4-874–30 Video Display Vertical Interrupt Register (VDVINT) Field Descriptions . . . . . . . . . . . . . . . 4-884–31 Video Display Field Bit Register (VDFBIT) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . 4-894–32 Video Display Field 1 Vertical Blanking Bit Register (VDVBIT1) Field Descriptions . . . . 4-914–33 Video Display Field 2 Vertical Blanking Bit Register (VDVBIT2) Field Descriptions . . . . 4-934–34 Video Display Register Recommended Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-944–35 Video Display FIFO Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-964–36 Video Display FIFO Registers Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-96

5–1 Video Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-2

5–2 Video Port Peripheral Identification Register (VPPID) Field Descriptions . . . . . . . . . . . . . . 5-3

5–3 Video Port Peripheral Control Register (PCR) Field Descriptions . . . . . . . . . . . . . . . . . . . . 5-5

5–4 Video Port Pin Function Register (PFUNC) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . . 5-6

5–5 Video Port Pin Direction Register (PDIR) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . . . 5-8

5–6 Video Port Pin Data Input Register (PDIN) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . 5-12

5–7 Video Port Pin Data Out Register (PDOUT) Field Descriptions . . . . . . . . . . . . . . . . . . . . . 5-14

5–8 Video Port Pin Data Set Register (PDSET) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . 5-16

5–9 Video Port Pin Data Clear Register (PDCLR) Field Descriptions . . . . . . . . . . . . . . . . . . . . 5-185–10 Video Port Pin Interrupt Enable Register (PIEN) Field Descriptions . . . . . . . . . . . . . . . . . 5-205–11 Video Port Pin Interrupt Polarity Register (PIPOL) Field Descriptions . . . . . . . . . . . . . . . . 5-225–12 Video Port Pin Interrupt Status Register (PISTAT) Field Descriptions . . . . . . . . . . . . . . . . 5-245–13 Video Port Pin Interrupt Clear Register (PICLR) Field Descriptions . . . . . . . . . . . . . . . . . 5-26

6–1 VIC Port Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-3

6–2 Example Values for Interpolation Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-4

6–3 VIC Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-5

6–4 VIC Control Register (VICCTL) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-6

6–5 VIC Input Register (VICIN) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-8

6–6 VIC Clock Divider Register (VICDIV) Field Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6-9

SPRU629

Tables

xvii

Page 16 Page 18
Page 17
Image 17
Texas Instruments TMS320C64x DSP manual Tables Xvii
Page 16 Page 18

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents