Video Display Registers

Table 4–20. Video Display Threshold Register (VDTHRLD) Field Descriptions

 

 

 

 

Description

Bit

field†

symval†

Value

BT.656 and Y/C Mode

Raw Data Mode

31–26

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

 

25–16

VDTHRLD2

OF(value)

0–3FFh

Field 2 threshold. Whenever

Field 2 threshold. Whenever

 

 

 

 

there are at least VDTHRLD

there are at least VDTHRLD

 

 

 

 

doublewords of space in the

doublewords of space in the

 

 

 

 

Y display FIFO, a new Y

display FIFO, a new Y DMA

 

 

 

 

DMA event may be

event may be generated.

 

 

 

 

generated. Whenever there

 

 

 

 

 

are at least ½ VDTHRLD

 

 

 

 

 

doublewords of space in the

 

 

 

 

 

Cb or Cr display FIFO, a

 

 

 

 

 

new Cb or Cr DMA event

 

 

 

 

 

may be generated.

 

 

 

 

 

 

 

15–12

INCPIX

OF(value)

0–Fh

Not used.

FPCOUNT is incremented

 

 

 

 

 

every INCPIX output clocks.

 

 

 

 

 

 

11–10

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

 

9–0

VDTHRLD1

OF(value)

0–3FFh

Field 1 threshold. Whenever

Field 1 threshold. Whenever

 

 

 

 

there are at least VDTHRLD

there are at least VDTHRLD

 

 

 

 

doublewords of space in the

doublewords of space in the

 

 

 

 

Y display FIFO, a new Y

display FIFO, a new Y DMA

 

 

 

 

DMA event may be

event may be generated.

 

 

 

 

generated. Whenever there

 

 

 

 

 

are at least ½ VDTHRLD

 

 

 

 

 

doublewords of space in the

 

 

 

 

 

Cb or Cr display FIFO, a

 

 

 

 

 

new Cb or Cr DMA event

 

 

 

 

 

may be generated.

 

 

 

 

 

 

 

† For CSL implementation, use the notation VP_VDTHRLD_field_symval

SPRU629

Video Display Port

4-77

Page 221 Page 223
Page 222
Image 222
Texas Instruments TMS320C64x DSP manual VDTHRLD2, VDTHRLD1
Page 221 Page 223

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents