TSI Capture Mode

3.8 TSI Capture Mode

The transport stream interface (TSI) capture mode captures MPEG-2 trans- port data.

3.8.1TSI Capture Features

The video port TSI capture mode supports the following features:

-Supports SYNC detect using the PACSTRT input from a front-end device.

-Data capture at the rising edge of incoming VCLK1.

-Parallel data reception.

-Maximum data rate of 30 Mbytes/second.

-Programmable packet size.

-Hardware counter mechanism to timestamp incoming packet data.

-Programmable filtering of packets with errors.

-Interrupt to the DSP, based on absolute system time or system time clock cycles.

The video port does not perform following functions; these functions should be performed in software:

-PID filtering

-Data parsing

-De-scrambling of data

3.8.2TSI Data Capture

Eight-bit parallel data is received on the input data bus. Data is captured on the rising edge of VCLKIN. The data consists typically of 188-byte packets, with the first byte a SYNC byte (also called a preamble). The capture packet length is determined by the value of VCASTOP.

Data on the data bus is considered valid and captured only when the CAPEN signal is active. TSI data capture begins with a SYNC byte as indicated by PACSTRT (and CAPEN) active. (The SYNC byte may have any value.) Data is captured on each VCLK rising edge when CAPEN is active until the entire packet has been captured, irrespective of additional PACSTRT transitions. The end-of-packet condition occurs when the 24-bit capture byte counter (as reflected by the VCYPOS and VCXPOS bits of VCASTAT) equals the value in the VCYSTOP and VCXSTOP bits of VCASTOP. The captured data includes both SYNC byte and the data payload as shown in Figure 3–22.

After a packet is captured, the video port waits for the next active PACSTRT to begin capture of another packet. Received packet data is packed into 64 bits before being written to the FIFO.

SPRU629

Video Capture Port

3-37

Page 98 Page 100
Page 99
Image 99
Texas Instruments TMS320C64x DSP manual TSI Capture Mode, TSI Capture Features, TSI Data Capture
Page 98 Page 100

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents