Video Display Registers

4.12.12 Video Display Field 2 Image Size Register (VDIMGSZ2)

The video display field 2 image size register (VDIMGSZ2) defines the field 2 image area and specifies the size of the displayed image within the active dis- play. The VDIMGSZ2 is shown in Figure 4–50 and described in Table 4–17.

The image pixel counter (IPCOUNT) counts displayed image pixel output on each of the displayed image. Displayed image pixel output stops when IPCOUNT = IMGHSIZE2. The default output values or blanking values are output for the remainder of the active line.

The image line counter (ILCOUNT) counts displayed image lines. Displayed image output stops when ILCOUNT = IMGVSIZE2. The default output values or blanking values are output for the remainder of the active field.

Figure 4–50. Video Display Field 2 Image Size Register (VDIMGSZ2)

31

28

27

16

 

Reserved

 

IMGVSIZE2

 

 

 

 

 

R-0

 

R/W-0

15

12

11

0

 

 

 

 

 

Reserved

 

IMGHSIZE2

 

 

 

 

 

R-0

 

R/W-0

Legend: R = Read only; R/W = Read/Write; -n= value after reset

Table 4–17. Video Display Field 2 Image Size Register (VDIMGSZ2) Field Descriptions

 

 

 

 

Description

Bit

field†

symval†

Value

BT.656 and Y/C Mode

Raw Data Mode

31–28

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

27–16

IMGVSIZE2

OF(value)

0–FFFh

Specifies the display image height in lines.

 

 

 

 

 

15–12

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

 

11–0

IMGHSIZE2

OF(value)

0–FFFh

Specifies the display image

Specifies the display image

 

 

 

 

width in pixels. This number

width in pixels.

 

 

 

 

must be even (the LSB is

 

 

 

 

 

treated as 0)

 

 

 

 

 

 

 

† For CSL implementation, use the notation VP_VDIMGSZ2_field_symval

SPRU629

Video Display Port

4-73

Page 217 Page 219
Page 218
Image 218
Texas Instruments TMS320C64x DSP manual Video Display Field 2 Image Size Register VDIMGSZ2, IMGVSIZE2, IMGHSIZE2
Page 217 Page 219

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents