Texas Instruments TMS320C64x DSP specs

Video Display Registers

4.12.25 Video Display Vertical Interrupt Register (VDVINT)

The video display vertical interrupt register (VDVINT) controls the generation of vertical interrupts in field 1 and field 2. The VDVINT is shown in Figure 4–64 and described in Table 4–30.

An interrupt can be generated upon completion of the specified line in a field (when FLCOUNT = VINTn). This allows the software to synchronize itself to the frame or field. The interrupt can be programmed to occur in one, both, or no fields using the VIF1 and VIF2 bits.

Figure 4–64. Video Display Vertical Interrupt Register (VDVINT)

31	30	28	27	16
VIF2		Reserved		VINT2

R/W-0		R-0		R/W-0
15	14	12	11	0

VIF1		Reserved		VINT1

R/W-0		R-0		R/W-0

Legend: R = Read only; R/W = Read/Write; -n= value after reset

Table 4–30. Video Display Vertical Interrupt Register (VDVINT) Field Descriptions

Bit	field†	symval†	Value	Description
31	VIF2			Vertical interrupt (VINT) in field 2 enable bit.
		DISABLE	0	Vertical interrupt (VINT) in field 2 is disabled.
		ENABLE	1	Vertical interrupt (VINT) in field 2 is enabled.

30–28	Reserved	–	0	Reserved. The reserved bit location is always read as 0. A
				value written to this field has no effect.

27–16	VINT2	OF(value)	0–FFFh	Line where vertical interrupt (VINT) occurs, if VIF2 bit is set.

15	VIF1			Vertical interrupt (VINT) in field 1 enable bit.
		DISABLE	0	Vertical interrupt (VINT) in field 1 is disabled.
		ENABLE	1	Vertical interrupt (VINT) in field 1 is enabled.

14–12	Reserved	–	0	Reserved. The reserved bit location is always read as 0. A
				value written to this field has no effect.

11–0	VINT1	OF(value)	0–FFFh	Line where vertical interrupt (VINT) occurs, if VIF1 bit is set.

† For CSL implementation, use the notation VP_VDVINT_field_symval

4-88

Video Display Port

SPRU629

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.

Texas Instruments TMS320C64x DSP manual Video Display Vertical Interrupt Register Vdvint

Models: TMS320C64x DSP

4.12.25 Video Display Vertical Interrupt Register (VDVINT)

Figure 4–64. Video Display Vertical Interrupt Register (VDVINT)

VIF2

VINT2

VIF1

VINT1

Bit

field†

Value