Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320C64x DSP manual 5 BT.656 Fifo Packing, Bit BT.656 Fifo Packing

Models: TMS320C64x DSP

1 306

Download 306 pages 13.79 Kb

Page 71

BT.656 Video Capture Mode

3.2.5BT.656 FIFO Packing

Captured data is always packed into 64-bits before being written into the cap- ture FIFO(s). The packing and byte ordering is dependant upon the capture data size and the device endian mode. For little-endian operation (default), data is packed into the FIFO from right to left; for big-endian operation, data is packed from left to right.

The 8-bit BT.656 mode uses three FIFOs for color separation. Four samples are packed into each word as shown in Figure 3–2.

Figure 3–2. 8-Bit BT.656 FIFO Packing

VCLKINA / VCLKINB

VDIN[9–2] / VDIN[9–12]			Cb 0 Y 0	Cr 0	Y 1	Cb 1	Y 2		Cr 1	Y 3		Cb 2 Y 4	Cr 2	Y 5
VDIN[9–2] / VDIN[9–12]
63	56	55	48	47	40	39	32	31		24	23	16	15	8	7	0

Y FIFO

Y 31	Y 30	Y 29	Y 28	Y 27	Y 26	Y 25	Y 24

Y 23	Y 22	Y 21	Y 20	Y 19	Y 18	Y 17	Y 16

Y 15	Y 14	Y 13	Y 12	Y 11	Y 10	Y 9	Y 8

Y 7	Y 6	Y 5	Y 4	Y 3	Y 2	Y 1	Y 0

Cb FIFO

Cr FIFO

Y FIFO

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
Cb 15			Cb 14		Cb 13	Cb 12		Cb 11			Cb 10		Cb 9		Cb 8

Cb 7			Cb 6		Cb 5	Cb 4		Cb 3			Cb 2		Cb 1		Cb 0

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0

Cr 15			Cr 14		Cr 13	Cr 12		Cr 11			Cr 10		Cr 9		Cr 8

Cr 7			Cr 6		Cr 5	Cr 4		Cr 3			Cr 2		Cr 1		Cr 0

						Little-Endian Packing
63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0

Y 24			Y 25		Y 26	Y 27		Y 28			Y 29		Y 30		Y 31

Y 16			Y 17		Y 18	Y 19		Y 20			Y 21		Y 22		Y 23

Y 8			Y 9		Y 10	Y 11		Y 12			Y 13		Y 14		Y 15

Y 0			Y 1		Y 2	Y 3		Y 4			Y 5		Y 6		Y 7

63			56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
		Cb 8		Cb 9			Cb 10		Cb 11		Cb 12		Cb 13		Cb 14		Cb 15

Cb FIFO		Cb 0		Cb 1			Cb 2		Cb 3		Cb 4		Cb 5		Cb 6		Cb 7


63			56	55	48	47	40	39	32	31	24	23	16	15	8	7	0

		Cr 8		Cr 9			Cr 10		Cr 11		Cr 12		Cr 13		Cr 14		Cr 15

Cr FIFO		Cr 0		Cr 1			Cr 2		Cr 3		Cr 4		Cr 5		Cr 6		Cr 7

Big-Endian Packing

SPRU629

Video Capture Port

3-9

Image 71

Texas Instruments TMS320C64x DSP manual 5 BT.656 Fifo Packing, Bit BT.656 Fifo Packing

Contents

Literature Number SPRU629 April Important Notice Read This First Trademarks Contents Video Capture Port Discusses operation of the video capture portVCASTOP2, VCBSTOP2 VCASTRT1, VCBSTRT1VCASTOP1, VCBSTOP1 VCASTRT2, VCBSTRT211.1 General Purpose I/O Operation VDVSYNE2Vcxo Interpolated Control Port Figures Xii Figures Xiii Video Port Tables Xvi Tables Xvii Topic OverviewVideo Port SPRU629 Channel B VCLK1 VCLK2 VCTL1 VCTL2VCTL3 Channel aDMA Interface Video Port FifoYsrca Cbsrca Crsrca Ysrcb Cbsrcb Crsrcb Video Capture Fifo ConfigurationsYsrca Ysrca Cbsrca Crsrca Y/C Video Capture Fifo ConfigurationYdsta Cbdst Crdst Video Display Fifo Configurations10-Bit Raw Video Display Fifo Configuration Ydstb YdstaVideo Port Registers 10. Y/C Video Display Fifo ConfigurationVideo Port Pin Mapping Video Capture Signal MappingUsage Raw Data Display Mode Video Display Signal MappingVdin Data Bus Usage for Capture Modes Capture Mode BT.656 Raw DataData Bus 10-Bit 16-Bit 20-Bit Mode Vdin Bus Usage for Capture ModesVdout Data Bus Usage for Display Modes Vdout Data Bus Usage for Display ModesVideo Port Peripheral Bus Reset Reset OperationPower-On Reset Capture Channel Reset Software Port ResetDisplay Channel Reset Interrupt Operation Capture DMA Event Generation DMA OperationFifo ≥ Capture DMA Event Generation Flow DiagramDisplay DMA Event Generation Display DMA Event Generation Flow Diagram DMA Size and Threshold Restrictions DMA Interface Operation Data Bus Width ClocksVideo Port Functionality Subsets Video Port Functional ClocksVideo Capture Throughput Video Port Throughput and LatencyFifo Size Bit Bit Dense 10-Bit Y/C Video Capture Fifo CapacityBit Bit Dense 10/16-Bit 20-Bit Samples 5120 3840 2560 1280 Video Display ThroughputRaw Video Display Fifo Capacity Acronym Register Name Section Video Port Control RegistersVideo Port Control Registers Value Description Video Port Control Register VpctlVideo Port Control Register Vpctl Field Descriptions BitNone Activelow None ClearVCLK2P None ReverseVpctl Bit Video Port Operating Mode SelectionOperating Mode Video Port Status Register Vpstat Field Descriptions Video Port Status Register VpstatVideo Port Interrupt Enable Register Vpie Dcna SerrbCcmpb Lfda Lfda Sfda VINTA2 VINTA1 Serra Ccmpa Covra Video Port Interrupt Status Register VpisDcna Dcmp Tick STCVcount = Ystop Vcbctl Out of the port. The DMA complete interrupt can be used to BT.656 or Y/C capture mode Lfda is set when long field Vcactl Video Capture Port TSI Bit Cmode Bits Mode Description Video Capture Mode SelectionVideo Capture Mode Selection 1 BT.656 Capture Channels BT.656 Video Capture ModeBT.656 Video Timing Reference Codes 2 BT.656 Timing Reference CodesReceived F, V, and H Bits Error Correction by Protection BitsBT.656 Protection Bits Line Information Bits Protection BitsP 0 Bits 3 BT.656 Image Window and Capture010 011 100 101 Common Video Source Parameters Video Capture Parameters4 BT.656 Data Sampling Bit BT.656 Fifo Packing 5 BT.656 Fifo PackingVDIN9-0 / VDIN19-10 Cb Cr 0 Y Cb 1 Y Bit BT.656 Dense Fifo Packing 2 Y/C Timing Reference Codes Y/C Video Capture Mode1 Y/C Capture Channels 3 Y/C Image Window and Capture Bit Y/C Fifo Packing 4 Y/C Fifo PackingVDIN9-0 VDIN19-10 Little-Endian Packing Big-Endian Packing Bit Y/C Dense Fifo Packing Capture Determination and Notification BT.656 and Y/C Mode Field and Frame OperationOperation BT.656 and Y/C Mode Capture OperationVC xCTL Bit VCxCTL Bit Vertical SynchronizationVC xCTL Bit VMode Vertical Counter Reset PointVertical Synchronization Programming Vcount Operation Example EXC = VCxCTL Bit HMode Horizontal Counter Reset PointHorizontal Synchronization Horizontal Synchronization ProgrammingHcount Operation Example EXC = EAV code Field IdentificationField Identification Programming Field Detect MethodShort and Long Field Detect 11.Field 1 Detection TimingFilter Operation 10. Input Filter Mode SelectionVideo Input Filtering Input Filter ModesScaling Operation Chrominance Resampling Operation13 /2 Scaled Co-Sited Filtering EAV Edge Pixel ReplicationSAV Xstart Xsize SAV 16. Capture Window Not Requiring Edge Pixel ReplicationVertical Ancillary Vanc Data Capture Ancillary Data CaptureHorizontal Ancillary Hanc Data Capture Raw Data Capture Notification Raw Data Capture ModeRaw Data Fifo Packing 11. Raw Data Mode Capture Operation17 -Bit Raw Data Fifo Packing 19 -Bit Dense Raw Data Fifo Packing 21 -Bit Raw Data Fifo Packing TSI Data Capture TSI Capture ModeTSI Capture Features Vclkin Capen Pacstrt TSI Capture Error DetectionSynchronizing the System Clock Ctmode PCRVcactl Bit 12. TSI Capture Mode OperationTSI Data Capture Notification Perr Writing to the FifoVclkin TSI TSI FifoReading from the Fifo Capture Line Boundary ConditionsFifo Ipcount = IMGHSIZE78 VclkoutCapturing Video in BT.656 or Y/C Mode Handling Fifo Overrun in BT.656 or Y/C Mode Capturing Video in Raw Data Mode Handling Fifo Overrun Condition in Raw Data Mode Capturing Data in TSI Capture ModeHandling Fifo Overrun Condition in TSI Capture Mode 13. Video Capture Control Registers Video Capture RegistersVideo Capture Channel x Status Register VCASTAT, Vcbstat Description Bit BT.656 or Y/C Mode Raw Data Mode TSI ModeDetected Value BT.656 or Y/C Mode Raw Data Mode TSI ModeVcfld Video Capture Channel a Control Register Vcactl FIELD2 BlockRdfe FIELD1V0EAV EavfidFDL V1EAVCON ‡ HalfDescription Raw Data Mode TSI Mode VCXSTART/VCVBLNKP VcystartSSE Vcvblnkp VcxstartVcxstop VcystopField† Symval† FFFh Last captured line Not used VINT1 VIF2 FSCL2VINT2 VIF1VIF2 SPRU629 VCTHRLD1 VCTHRLD2CAPEVTCT1 CAPEVTCT2CON Frame CF2 CF1 Video Capture Channel B Control Register VcbctlVrst Hrst Vcen PK10B Lfde Sfde Resmpl F1C, F2C, and Frmc status bits, in VCBSTAT, are not EAV or Not used VCTL1 active edge Capture field Not used CON‡Enstc Tcken Sten Ctmode TSI Capture Control Register Tsictl24. TSI Capture Control Register Tsictl Field Descriptions Value BT.656, Y/C Mode TSI Mode Or Raw Data ModeBit Field BT.656, Y/C Mode TSI Mode Or Raw Data ModeTSI Clock Initialization LSB Register Tsiclkinitl InpcrInpcre TSI Clock Initialization MSB Register TsiclkinitmInpcrm 42. TSI System Time Clock LSB Register Tsistclkl TSI System Time Clock LSB Register TsistclklPcre TSI System Time Clock MSB Register TsistclkmPcre Pcrm ATC TSI System Time Clock Compare LSB Register Tsistcmpl45. TSI System Time Clock Compare MSB Register Tsistcmpm TSI System Time Clock Compare MSB Register TsistcmpmAtcm TSI System Time Clock Compare Mask LSB Register TsistmsklTSI System Time Clock Compare Mask MSB Register Tsistmskm Tickct TSI System Time Clock Ticks Interrupt Register Tsiticks35. Video Capture Fifo Registers Function Capture Mode Register BT.656 or Y/C Raw DataVideo Capture Fifo Registers 34. Video Capture Fifo RegistersVideo Display Port Image Timing Video Display Mode SelectionVideo Display Mode Selection Dmode Bits Mode DescriptionNtsc Compatible Interlaced Display Interlaced Blanking Intervals and Video Areas Video Display Counters Progressive Blanking Intervals and Video AreaFpcount Horizontal Blanking and Horizontal Sync TimingVsync Sync Signal GenerationFlcount VblnkPort Sync Operation External Sync OperationDisplay Timing Reference Codes BT.656 Video Display ModeLine Number BT.656 Frame Timing11.Digital Vertical F and V Transitions 3 BT.656 Image Display Blanking Codes12 -Bit BT.656 Fifo Unpacking 4 BT.656 Fifo Unpacking13 -Bit BT.656 Fifo Unpacking 14. BT.656 Dense Fifo Unpacking 1 Y/C Display Timing Reference Codes Y/C Video Display Mode4 Y/C Fifo Unpacking 2 Y/C Blanking Codes3 Y/C Image Display 16 -Bit Y/C Fifo Unpacking 17 -Bit Y/C Fifo Unpacking 18 -Bit Y/C Dense Fifo Unpacking Vdctl Bit Output Filter Mode SelectionVideo Output Filtering Output Filter Modes19. Chrominance Resampling 20 x Co-Sited Scaling 23. Luma Edge Replication Vertical Ancillary Vanc Data Display Raw Data Display ModeAncillary Data Display Horizontal Ancillary Hanc Data DisplayRaw Data Fifo Unpacking Raw Mode RGB Output Support26 -Bit Raw Fifo Unpacking 28 -Bit Raw Fifo Unpacking 30 -Bit Raw 3/4 Fifo Unpacking Display Determination and Notification Video Display Field and Frame OperationCON Frame DF2 DF1 Display OperationVideo Display Event Generation Display Line Boundary Conditions 32. Display Line Boundary Example Interlaced BT.656 Timing Example Display Timing Examples33. BT.656 Interlaced Display Horizontal Timing Example SPRU629 34. BT.656 Interlaced Display Vertical Timing Example Interlaced Raw Display Example 35. Raw Interlaced Display Horizontal Timing SPRU629 36. Raw Interlaced Display Vertical Timing Example 3 Y/C Progressive Display Example 37. Y/C Progressive Display Horizontal Timing Example SPRU629 38. Y/C Progressive Display Vertical Timing Example Displaying Video in BT.656 or Y/C Mode Displaying Video in BT.656 or Y/C Mode Displaying Video in Raw Data Mode Displaying Video in Raw Data Mode Handling Underrun Condition of the Display Fifo Video Display Control Registers Video Display RegistersVideo Display Status Register Vdstat Video Display Status Register Vdstat Field Descriptions Video Display Control Register Vdctl Field Descriptions BT.656 and Y/C Mode Raw Data ModeVideo Display Control Register Vdctl Output Disable EnableBlkdis FXSValue BT.656 and Y/C Mode Raw Data Mode Blanking RgbxFlddis FrmdisFrmwidth Video Display Frame Size Register VdfrmszFrmheight Hbdla Video Display Horizontal Blanking Register VdhblnkHblnkstart DelayHblnkstop VBLNKXSTART1 VBLNKYSTART1VBLNKXSTOP1 VBLNKYSTOP1Field† Symval† VBLNKXSTART2 VBLNKYSTART2VBLNKXSTOP2 VBLNKYSTOP2Video Display Field 1 Image Offset Register VDIMGOFF1 Negoff IMGVOFF1IMGHOFF1 IMGHSIZE1 Video Display Field 1 Image Size Register VDIMGSZ1IMGVSIZE1 IMGHOFF2 Video Display Field 2 Image Offset Register VDIMGOFF2IMGVOFF2 None IMGHSIZE2 Video Display Field 2 Image Size Register VDIMGSZ2IMGVSIZE2 FLD1XSTART Video Display Field 1 Timing Register VDFLDT1FLD1YSTART FLD2XSTART Video Display Field 2 Timing Register VDFLDT2FLD2YSTART Incpix Video Display Threshold Register VdthrldVDTHRLD1 VDTHRLD2Hsyncstart Video Display Horizontal Synchronization Register VdhsyncHsyncstop VSYNCXSTART1 VSYNCYSTART1VSYNCXSTOP1 VSYNCYSTOP1VSYNCXSTART2 VSYNCYSTART2VSYNCXSTOP2 VSYNCYSTOP2Crld Video Display Counter Reload Register VdreloadVrld HrldDISPEVT1 Video Display Display Event Register VddispevtDISPEVT2 Clipclow Video Display Clipping Register VdclipClipchigh Clipyhigh ClipylowYdefval Video Display Default Display Value Register VddefvalCrdefval Cbdefval Crdefval Defval64. Video Display Vertical Interrupt Register Vdvint Video Display Vertical Interrupt Register VdvintFbitclr Video Display Field Bit Register VdfbitFbitset VBITSET1 VBITCLR1Field† Symval† VBITSET2 VBITCLR2Field† Symval† Register Field 525/60 Value 625/50 Value Video Display Registers Recommended Values34. Video Display Register Recommended Values VDVBIT1 VBITSET1 VDVSYNS2 VSYNCXSTART2VDVSYNE2 VSYNCXSTOP2 Vdfbit Fbitclr FbitsetRegister BT.656 or Y/C Raw Data Video Display Fifo Registers35. Video Display Fifo Registers 36. Video Display Fifo Registers FunctionGpio Registers General Purpose I/O OperationVideo Port Registers Gpio RegistersClass Video Port Peripheral Identification Register VppidType Class RevisionSoft Free Video Port Peripheral Control Register PCRComp PerenSoft StopNormal Video Port Pin Function Register PfuncVideo Port Pin Function Register Pfunc Field Descriptions PFUNC22PFUNC0 PFUNC20PFUNC10 VDATA10TO19VCTL3IN Video Port Pin Direction Register PdirVideo Port Pin Direction Register Pdir Field Descriptions PDIR22PDIR20 PDIR21VCTL2IN VCTL2OUTPDIR4 PDIR8VDATA8TO9IN VDATA8TO9OUTPDIN7 PDIN6 Video Port Pin Data Input Register PdinPDIN20 PDIN12Video Port Pin Data Input Register Pdin Field Descriptions Video Port Pin Data Output Register Pdout PDOUT20 Video Port Pin Data Out Register Pdout Field DescriptionsPDOUT21 Video Port Pin Data Set Register Pdset PDSET20 Video Port Pin Data Set Register Pdset Field DescriptionsPDSET21 Video Port Pin Data Clear Register Pdclr Video Port Pin Data Clear Register PdclrVideo Port Pin Data Clear Register Pdclr Field Descriptions Video Port Pin Interrupt Enable Register Pien Video Port Pin Interrupt Enable Register PienPIEN20 PIEN21PIPOL13 PIPOL12 Video Port Pin Interrupt Polarity Register PipolPIPOL21 PIPOL20 PIPOL19 PIPOL17 PIPOL16 PIPOL15PIPOL21 PIPOL22VCTL3ACTHI VCTL3ACTLOVideo Port Pin Interrupt Status Register Pistat PISTAT20 PISTAT22VCTL3INT VCTL2INTPICLR4 Video Port Pin Interrupt Clear Register PiclrPICLR20 PICLR22PICLR21 Vcxo Interpolated Control Port Overview Operational Details VIC Port Interface SignalsVIC Port Signal Direction Description InterfaceExample Values for Interpolation Rate VIC Port Registers Enabling VIC PortVIC Port Registers VIC Control Register Vicctl Field Descriptions VIC Control Register VicctlGO bit can be written to at any time Vicinbits VIC Input Register VicinVIC Input Register Vicin Field Descriptions Vicclkdiv VIC Clock Divider Register VicdivVIC Clock Divider Register Vicdiv Field Descriptions Video Port Configuration Examples VCAIMGHSIZE2 * VCAIMGVSIZE2 Example 1 Noncontinuous Frame Capture for 525/60 FormatFrame VPVCASTOP1RMKVCAYSTOP1, VCAXSTOP1 VPVCASTRT1SSEENABLE, VCAXSTART1 Vpvcactlblkcapclear SPRU629 Vcayedmafrmcnt Edmaoptrmk Edmaoptprimedium Vdhblnkstop Vdhblnkstart + Example 2 Noncontinuous Frame Display for 525/60 FormatDefine vertical blanking bitVDVBITn reg values VDIMGHSIZE1 * VDIMGVSIZE1 Dmode VPVDFRMSZRMKVDFRMHEIGHT, Vdfrmwidth VPVDVBLKS2RMKVDVBLNKYSTART2, VDVBLNKXSTART2 VPVDVSYNE2RMKVDVSYNCYSTOP2, VDVSYNCXSTOP2 Vpvdstatfrmdclear Vdyedmafrmcnt Vdyedmaelecnt Example 2 Noncontinuous Frame Display for 525/60 Format EDMAOPT2DSYES Index Index-2 Index-3 Pin data set register Pdset Pin direction register Pdir Vcaevtct Vdhblnk Index-7 Vddefval Vddispevt Index-9 Ydsta Ydstb