Video Display Registers

4.12.22 Video Display Display Event Register (VDDISPEVT)

The video display display event register (VDDISPEVT) is programmed with the number of DMA events to be generated for display field 1 and field 2. The VDDISPEVET is shown in Figure 4–60 and described in Table 4–27.

Figure 4–60. Video Display Display Event Register (VDDISPEVT)

31

28

27

16

 

Reserved

 

DISPEVT2

 

 

 

 

 

R-0

 

R/W-0

15

12

11

0

 

 

 

 

 

Reserved

 

DISPEVT1

 

 

 

 

 

R-0

 

R/W-0

Legend: R = Read only; R/W = Read/Write; -n= value after reset

Table 4–27. Video Display Display Event Register (VDDISPEVT) Field Descriptions

 

 

 

 

Description

Bit

field†

symval†

Value

BT.656 and Y/C Mode

Raw Data Mode

31–28

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

 

27–16

DISPEVT2

OF(value)

0–FFFh

Specifies the number of DMA

Specifies the number of DMA

 

 

 

 

event sets (YEVT, CbEVT,

events (YEVT) to be

 

 

 

 

CrEVT) to be generated for

generated for field 2 output.

 

 

 

 

field 2 output.

 

 

 

 

 

 

 

15–12

Reserved

–

0

Reserved. The reserved bit location is always read as 0. A

 

 

 

 

value written to this field has no effect.

 

 

 

 

 

 

11–0

DISPEVT1

OF(value)

0–FFFh

Specifies the number of DMA

Specifies the number of DMA

 

 

 

 

event sets (YEVT, CbEVT,

events (YEVT) to be

 

 

 

 

CrEVT) to be generated for

generated for field 1 output.

 

 

 

 

field 1 output.

 

 

 

 

 

 

 

† For CSL implementation, use the notation VP_VDDISPEVT_DISPEVTn_symval

4-84

Video Display Port

SPRU629

Page 228 Page 230
Page 229
Image 229
Texas Instruments TMS320C64x DSP manual Video Display Display Event Register Vddispevt, DISPEVT2, DISPEVT1
Page 228 Page 230

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents