Video Capture Registers

3.13.14 TSI System Time Clock LSB Register (TSISTCLKL)

The transport stream interface system time clock LSB register (TSISTCLKL) contains the 32 least-significant bits (LSBs) of the program clock reference (PCR). The system time clock value is obtained by reading TSISTCLKL and TSISTCLKM. TSISTCLKL is shown in Figure 3–42 and described in Table 3–27.

TSISTCLKL represents the current value of the 32 LSBs of the base PCR that normally counts at a 90-kHz rate. Since the system time clock counter contin- ues to count, the DSP may need to read TSISTCLKL twice in a row to ensure an accurate value.

Figure 3–42. TSI System Time Clock LSB Register (TSISTCLKL)

31

0

PCR

R/W-0

Legend: R/W = Read/Write; -n= value after reset

Table 3–27. TSI System Time Clock LSB Register (TSISTCLKL) Field Descriptions

 

 

 

 

 

Description

Bit

Field

symval†

Value

BT.656, Y/C Mode,

TSI Mode

or Raw Data Mode

31–0

PCR

OF(value)

0–FFFF FFFFh

Not used.

Contains the 32 LSBs of the

 

 

 

 

 

program clock reference.

 

 

† For CSL implementation, use the notation VP_TSISTCLKL_PCR_symval

 

3-76

Video Capture Port

SPRU629

Page 137 Page 139
Page 138
Image 138
Texas Instruments TMS320C64x DSP manual TSI System Time Clock LSB Register Tsistclkl
Page 137 Page 139

TMS320C64x DSP specifications

The TMS320C64x DSP family from Texas Instruments represents a significant milestone in the realm of digital signal processing. Launched as part of the C6000 series, the C64x DSPs are designed for high-performance applications requiring intensive computational capabilities, such as telecommunications, audio processing, video processing, and industrial control systems.

One of the standout features of the TMS320C64x DSP is its VLIW (Very Long Instruction Word) architecture, which allows for an exceptionally high level of parallelism. This architecture enables multiple instructions to be executed simultaneously, boosting the overall throughput and allowing for complex data processing tasks to be completed more quickly than with conventional DSPs.

The C64x DSPs also boast an impressive clock frequency range, typically up to 1 GHz, delivering substantial computational power for real-time processing goals. Additionally, these processors feature extensive on-chip memory, including L1 and L2 cache, which significantly enhances data access speeds and helps reduce bottlenecks during high-demand processing tasks.

Another key characteristic of the TMS320C64x family is its support for advanced instruction sets optimized for specific applications. These include SIMD (Single Instruction, Multiple Data) capabilities, allowing for efficient handling of large datasets often involved in multimedia processing or complex signal manipulation.

For connectivity, these DSPs often integrate advanced interfaces such as EMIF (External Memory Interface) and McBSP (Multichannel Buffered Serial Port), facilitating seamless interaction with a variety of peripheral devices. This ensures that the DSP can suit different application needs and integrate well into various system architectures.

Texas Instruments emphasizes low power consumption with the C64x DSPs, making them ideal for portable or energy-sensitive applications. Advanced power management techniques and technologies, such as dynamic voltage and frequency scaling, are incorporated to further enhance energy efficiency without compromising performance.

In summary, the Texas Instruments TMS320C64x DSP family stands out due to its high-performance capabilities driven by a VLIW architecture, high clock speeds, extensive memory options, a rich instruction set, and advanced connectivity features, all while maintaining power efficiency. These characteristics make it an exceptional choice for developers looking to integrate robust digital signal processing into their applications, whether in telecommunications, audio and video processing, or embedded control systems.
Top Page Image Contents