Manuals / Freescale Semiconductor / Computer Equipment / Computer Hardware

Freescale Semiconductor SC140 Compare for Greater Than AGU Cmpgta, Cmpgta r2,r3, Rx rx → T

Models: SC140

1 760

Download 760 pages 48.94 Kb

Page 441

		CMPGTA

CMPGTA		Compare for Greater Than (AGU) CMPGTA
Operation		Assembler Syntax
Rx > rx → T		CMPGTA rx,Rx
Description
CMPGTA rx,Rx

Compares two signed AGU registers (rx and Rx) and sets the T bit if the second AGU register is greater than the first, or clears the T bit if the second AGU register is not greater than the first. Note that a register cannot be compared to itself using this instruction.

Status and Conditions that Affect Instruction

Register Address	Bit Name	Description
SR[18]	EXP	Determines which stack pointer is used when the stack pointer is an
		operand. Otherwise, the instruction is not affected by SR.

Status and Conditions Changed by Instruction

Register Address	Bit Name	Description
SR[1]	T	Sets the T bit if Rx > rx, otherwise cleared.

Example

cmpgta r2,r3

Register/Memory Address

R2

R3

SR

Before

$0000 35FA

$0000 34EA

$00E4 0002

After

$00E4 0000

SC140 DSP Core Reference Manual

A-127

Image 441

Freescale Semiconductor SC140 specifications Compare for Greater Than AGU Cmpgta, Cmpgta r2,r3, Rx rx → T, Cmpgta rx,Rx

Contents

Reference Manual SC140 DSP CoreSC140 DSP Core Reference Manual Table of Contents SC140 DSP Core Reference Manual Control Registers SC140 DSP Core Reference Manual Program Control Instruction Set Accelerator Plug-In Programming Rules Appendix a SC140 DSP Core Instruction SetAppendix B StarCore RegistryXii List of Figures Xiv List of Tables Xvi SC140 DSP Core Reference Manual Xvii Xviii List of Examples SC140 DSP Core Reference Manual SC140 DSP Core Reference Manual Xxi Xxii About This Book Abbreviations used in this manual are listed below AbbreviationsAbbreviation Description ISR Revision Date Description Revision HistoryTarget Markets Chapter IntroductionArchitectural Differentiation Core Architecture Features Typical System-On-Chip Configuration SoC DSP expansion area Variable Length Execution Set Vles Software ModelSystem expansion area SC140 platformCore Architecture Features Architecture Overview Chapter Core ArchitectureData Arithmetic Logic Unit Dalu Block Diagram of the SC140 CoreData Register File Address Generation Unit AGUMultiply-Accumulate MAC Unit Bit-Field Unit BFUBit Mask Unit BMU Stack Pointer RegistersEnhanced On-Chip Emulator EOnCE Program Sequencer Unit PseqInstruction Set Accelerator Plug-in Isap Interface Memory InterfaceDalu Architecture DaluLimit EXT Dalu Programming ModelData Registers D0-D15 Write to Data Registers Read from Data RegistersOperand Type Dn.e Dn.h Dn.l Dalu Arithmetic Instructions MAC Data Registers Access WidthOperand Type Data Width Bits Instruction DescriptionDIV NEG Dalu Logical Instructions BFU Data Shifter/LimiterLimiting ScalingCalculating the Ln Bit Scaling ExampleScaling Mode Bits Defining the Ln bit Calculation Limiting with the Moves InstructionsLn Bit Calculation Selected Special Six Other Dalu Instructions Mode Scaling and Arithmetic Saturation Mode InteractionsLimiting Example 10. Scaling and Limiting InteractionsDalu Arithmetic and Rounding Data Representation11. Saturation and Rounding Interactions Signed Fractional Data FormatsSigned Integer 12. Two’s Complement Word RepresentationsSigned Fractional Signed Integer Unsigned Integer Division MultiplicationUnsigned Arithmetic Unsigned MultiplicationScaling Mode High Portion Low Portion 13. Rounding Position in Relation to Scaling ModeRounding Modes Unsigned ComparisonConvergent Rounding No Scaling 2.6.2 Two’s Complement Rounding Two’s Complement Rounding No Scaling 14. Arithmetic Saturation Example Arithmetic Saturation ModeFractional Multi-Precision Arithmetic Multi-Precision Arithmetic SupportFractional Double-Precision Multiplication Fractional Mixed-Precision Multiplication Integer Multi-Precision Arithmetic10. Signed Integer Double-Precision Multiplication 11. Unsigned Integer Double-Precision Multiplication Viterbi Decoding SupportAGU Architecture Address Generation UnitAddress ArithmeticUnit AAU Address Generation Unit 13. AGU Programming Model AGU Programming ModelStack Pointer Registers NSP, ESP Address Registers R0-R15Base Address Registers B0-B7 Offset Registers N0-N3Modifier Registers M0-M3 Shadow Stack Pointer RegistersModifier Control Register Mctl 17. Address Modifier AM BitsAddress Modifier Modes Addressing Modes Register Direct ModesAddress Register Indirect Modes Address Generation Unit PC Relative Mode Special Addressing Modes Memory Access Misalignment Memory Access WidthAddressing Modes Summary Access Type Aligned Address19. Memory Address Alignment 20. Addressing Modes SummaryAddress Register Indirect PC RelativeSpecial Reverse-carry Addressing Mode Linear Addressing ModeModulo Addressing Mode Address Modifier Modes15. Modulo Addressing Example Multiple Wrap-Around Modulo Addressing Mode 21. Modulo Register Values for Modulo Addressing ModeModifier Mj Address Calculation Arithmetic 23. AGU Arithmetic Instructions Arithmetic Instructions on Address RegistersBit Mask Instructions 24. AGU Bit Mask Instructions BMU Bit Mask Test and Set Semaphore Support InstructionSemaphore Hardware Implementation Move InstructionsExample of Normal Usage of the Semaphoring Mechanism Label BMTSET.W #mask,R0 JT labelMOVE.W 25. AGU Move Instructions16. Integer Move Instructions 17. Fractional Move Instructions 18. Bit Allocation in MOVE.L D0.eD1.e Memory Interface1.1 SC140 Bus Structure 1 SC140 Endian Support20. Basic Connection between SC140 Core and Memory Memory OrganizationData Moves 26. Data Representation in MemoryRepresentation Type Value 22. Data Transfer in Big and Little Endian Modes Address Data Multi-Register MovesMulti-Register Transfer in Big and Little Endian Modes Instruction Word Transfers 25. Instruction Moves in Big and Little Endian Modes Memory Access Behavior in Big/Little Endian Modes Example MOVE.2L D0D1, R0 Example MOVE.L D0.ED1.E, A0Example MOVE.F D0, R0 Example MOVE.2F D0D1, R0D6 = Example VSL.4W D2D6D1D3, R0 + N0Example VSL.4F D2D6D1D3, R0 + N0 Example VSL.2W D1D3, R0 + N0Example Push D0 Push D1 Example Push D0Example BMSET.W #$1234, A0 Data =Instruction Register Operands Big Little Endian 31. Control Instructions in Big and Little Endian ModesStatus Register SR Core Control RegistersName Description Settings Describes the various SR bitsStatus Register Description Exceptions I2-I0 Interrupt Mask Bits ReflectDisable Interrupts Bit When this bit Overflow Exception Enable BitException Mode Bit Selects ReservedS1-S0 Scaling Mode Bits Specify Equation ModeScaling Mode Bit Rounding Mode Bit Selects the typeName Description Settings Arithmetic Saturation Mode Selects Exception and Mode Register EMR Exception and Mode Register EMREMR Description Describes the EMR fieldsIllegal Execution Set Indicates whether an IlstClearing EMR Bits PLL and Clock RegistersBmclr #$fffb,EMR.L Example 3-1. Clearing an EMR BitDebugging System Emulation and Debug EOnCESignal Name Signal Description Jtag Interface Signal DescriptionsOverview of the Combined Jtag and EOnCE Interface Cascading Multiple SC140 EOnCE Modules in a SoCJtag Instructions Jtag Scan PathsLoadgpr Select-DR Scan Path Select-IR Scan Path TAP Controller State Machine Jtag Scan PathsEnabling the EOnCE Module Activating the EOnCE Through the Jtag PortReading/Writing EOnCE Registers Through Jtag Debugrequest and Enableeonce CommandsReading and Writing EOnCE Registers Via Jtag EOnCE register read capture operation through Jtag EOnCE register write operation through JtagEOnCE Signals Jtag Signals EOnCE SignalsMain Capabilities of the EOnCE Module Core InterfaceDebug State EOnCE Dedicated InstructionsDebug Exception Executing an Instruction while in Debug StateSoftware Downloading Software Downloading EOnCE Events EOnCE Event TypesEvent type Occurs when Event and Action Summary EOnCE ActionsEOnCE Event and Action Summary Event typeEOnCE Enabling and Power Considerations EOnCE Module Internal ArchitectureEOnCE Controller Transmit Register Update Signal from the TAP Controller Command RegisterAddress Monitor and Control Register Address Control Decoder Logic Receive RegisterEvent Counter Event Counter Register Set Shows a block diagram of the event counterEvent Detection Unit EDU Address Buses EE5..0XDBxx Data Buses EventD Event0 Event1 Event2 Event5 Count eventEEi Address Event Detection Channel EdcaEdca Register Set Event External Event 6,7 Count Event Data Event Detection Channel EdcdEventD Edcd register set is shown belowOptional External Event Detection Address Channels Event Selector ESTrace Unit EE40 ES block diagram is shown in FigureEvent0..Event5 External Event6, Event7 EventD Count event 10. Event Selector Register SetEOnCE Module Internal Architecture Change of Flow and Interrupt Tracing Change of FlowTrace Buffer TB Off-Core Writing to the Trace Buffer Reading the Trace Buffer TbbuffTrace Unit Programming Model 11. Trace Buffer Register Set EOnCE Register Addressing12 displays the EOnCE register addressing offsets 12. EOnCE Register Addressing OffsetsOffset EDCA4REFA Real-Time Jtag Access Reading or Writing EOnCE Registers Using Core SoftwareReal-Time Data Transfer General EOnCE Register IssuesEOnCE Register Addressing Read/Write Command Specifies EOnCE Command Register ECREOnCE Controller Registers 13 describes the ECR fieldsEOnCE Status Register ESR 16 displays the bit configuration of the ESR14 describes the ESR fields 14. ESR DescriptionName Description Section DREE3 15 describes the Emcr fields EOnCE Monitor and Control Register Emcr15. Emcr Description Name Description ReservedDebugerst EOnCE Transmit Register Etrsmt EOnCE Receive Register ErcvEE Signals as Outputs EE SignalsDetection by the Event Detection Channels Detecting Entry into Debug StateEE Signals Control Register Eectrl EE Signals as InputsEeddef 16. Eectrl DescriptionEE2DEF Length control bits are described in -17, below Core Command Register Corecmd17. Length Control Bits Length Control Bits DescriptionPC of the Next Execution Set Pcnext PC of the Exception Execution Set PcexcpPC of Last Execution Set Pclast PC Breakpoint Detection Register PcdetectEvent Counter Control Register Ecntctrl Event Counter Registers18 describes the Ecntctrl fields Extended Mode of Operation Bit18. Ecntctrl Description Reserved for TestEvent Counter Enable Used to Event Counter Value Register EcntvalEvents to be Counted Determines Extension Counter Value Register Ecntext EC SignalsAddress Event Detection Channel Edca Event Detection Unit EDU Channels and RegistersEdca Control Registers EDCAiCTRL 19 describes the EDCAiCTRL fieldsComparators Selection Used to Event Detection Channel EDCAiAccess Type Selection These bits Comparator B Condition SelectionComparator a Condition Selection Edca Mask Register EDCAiMASK Edca Reference Value Registers a and B EDCAiREFA, EDCAiREFBEdcd Control Register Edcdctrl Data Event Detection Channel Edcd20 describes the Edcdctrl fields 20. Edcdctrl DescriptionAWS Access Width SelectionComparator Condition Selection Access Type Selection The ATS bitEvent Selector Control Register Eselctrl Event Selector ES RegistersEdcd Reference Value Register Edcdref Edcd Mask Register Edcdmask21. Eselctrl Description Eselctrl fields are described in TableEvent Selector Mask Debug State Register Eseldm 24 displays the bit configuration of EseldmEvent Selector Mask Debug Exception Register Eseldi Event Selector Mask Enable Trace Register EseletbEvent Selector Mask Disable Trace Register Eseldtb Trace Unit RegistersTrace Buffer Control Register Tbctrl 22. Allowed tracing mode combinations This mode is usefull only with the Tcount modeTrace mode Upon a trace event, trace the counter value EcntvalTbctrl fields are described in the following table Trace Buffer Counter Mode23. Tbctrl Description Trace Buffer Extension CounterTrace Buffer Enable Mode Enables Trace Loops Mode Enables tracingTrace Mark Instruction Mode Trace Issue of Execution Sets EnableTrace Buffer Read Pointer Register Tbrd Trace Buffer Write Pointer Register TbwrTrace Buffer Register Tbbuff Trace Unit Registers Pipeline Chapter Program ControlIllustrates the five instruction pipeline stages Instruction Pipeline StagesPipeline Stages Overview Pipeline ExampleInstruction Cycle Operation Pipeline Stage DescriptionInstruction Pre-Fetch and Fetch Instruction DispatchAddress Generation Instruction Grouping ExecutionExample 5-1. Four SC140 Instructions in an Execution Set Instruction Grouping Methods Grouping TypesPrefix Grouping Serial GroupingTwo-Word Prefix Prefix TypesOne-Word Low Register Prefix Conditional ExecutionFor example Prefix InstructionsPrefix Selection Algorithm Assembly Syntax MeaningLow Register Prefix Selection Algorithm Instruction Reordering Within an Execution Set Example 5-5. Set of 2 Two-word Instructions Requiring a NOP Example 5-4. Conditional Vles Having Two SubgroupsInstruction Timing Instruction Categories Timing Summary Sequential Instruction TimingMove Instruction Timing Dalu Instruction TimingBit Mask Instruction Timing Compare Shift TestExample 5-6. Delayed Change-of-Flow and Its Delay Slot Change-Of-Flow Instruction TimingNon-Loop Change-of-Flow Instructions Loop Change-Of-Flow Instructions Direct, PC-Relative, and Conditional COFCOF Execution Cycles Delayed COFHighest cycle count of instructions grouped with Call Example 5-7 shows a case when a stall cycle is addedNumber of Cycles Needed by Change-of-Flow Instructions Example 5-7. Subroutine Call TimingMemory Access Timing Memory Access Examples Example 5-8. Parallel Execution of Two Move Instructions MOVE.LMemory Stall Conditions Implicit Push/Pop Memory TimingHardware Loops Loop Programming ModelLoop Start Address Registers SAn Loop Notation and Encoding Loop Counter Registers LCnStatus Register SR Loop Flag Bits Lpmarka and Lpmarkb Bits in Short and Long Loops Loop Initiation and ExecutionLoop Type Location FunctionalityLoop Iteration and Termination Loop Nesting10 lists the loop instructions Loop Control Instructions10. Loop Control Instructions Instruction OperationExample 5-13. Long Loop Disassembly Example 5-12. Long LoopExample 5-14. Short Loop, Two Execution Sets Following is an example of a nested loop Example 5-15. Short Loop, One Execution SetExample 5-16. Nested Loop Stack Support Loop Timing1 SC140 Single Stack Memory Use Shows the stack structure 2 SC140 Dual Stack Memory Use11. Stack Push/Pop Instructions Stack Support Instructions12. Even and Odd Registers Even Register De File Odd Register Do FileShadow Stack Pointer Registers Addressing Mode Description13. Stack Memory Map 14. Stack Move InstructionsFast Return from Subroutines Exception Working Mode Normal Working ModeWorking Mode EXP bit Active SP Working ModesDual-stack Rtos Typical Working Mode Usage ScenariosFrom Exception to Normal mode Working Mode TransitionsFrom Normal to Exception mode Single-stack RtosWorking Modes Processing States Processing State Change Instructions16. Processing State Change Instructions Processing State Transitions 10. Core State DiagramExecution State Reset Processing State17. Processing State Transitions Processing State Transitions DescriptionWait Processing State 18. Exit Wait Processing State due to an Interrupt or NMI Stop Processing StateException Processing 11. Core-PIC Interface SC140Interrupt Vector Address Vector Base Address RegisterProgramming Exception Routine Addresses Return From Exception Instructions 19. Exception Vector Address TableException Address Priority Type Description Offset Highest Non-Maskable Interrupts NMI Maskable InterruptsInternal Exceptions Interrupt Priority LevelIllegal Exception Illegal InstructionIllegal Execution Set Dalu Overflow Exception Interface to the PipelineTrap Exception Debug ExceptionException Timing Exception Mode Execution20. Exception Pipeline Example 5-17. Basic Exception TimingException Processing 12 provides a flow chart for Example 21. Pipeline Example Introduction Instruction Set Accelerator Plug-InSingle Isap Isap SC140 Schematic ConnectionData Memory SC140CoreMultiple Isap Core to Multiple Isap Connection SchematicIsap instructions and instruction encoding Isap Memory AccessIsap Encoding Fields Binary Encoding Words BitsExample 6-1. Isap memory access ISAP-core register transfersTo understand this, look at the following lines of code Following line of code Immediate Data Transfer to Isap registersExample 6-2. ISAP-Core register transfers Example 6-3. ISAP-Core register transfersIdentification of Isap instructions Core Assembly Syntax with an IsapWorking with One Isap Vles that uses an implicit Isap ID stringWorking with Multiple ISAPs One Isap in a Single-Line VlesOne Isap in a Multi-Line Vles An Example of the Definition Flexibility of an Isap Multiple ISAPs in a Multi-Line VlesExample 6-5. Multiple Isap coding Example 6-7. Conditional Execution Example Example 6-6. Conditional Execution ExampleIsap Functions that Interact With the Core Programming RulesRules for implicit AGU instructions Grouping rules for explicit Isap instructionsD.2, D.3 Sequencing rules for T bit updateProgramming Rules Vles Grouping Semantics Vles Sequencing SemanticsVles Grouping Semantics SC140 Pipeline Exposure Programming Rule NotationGrouping Rules Register Read/Write Sequencing RulesInstruction Words Status Bit UpdatesMOVE-like Instructions Register AliasingDelay Slot Delayed COF InstructionsAGU Arithmetic Instructions Change-Of-Flow DestinationsStatic Programming Rules Enabled LoopHardware Loops Hardware Loop DetectionRule G.G.1 General Grouping RulesRule G.G.2 Rule G.G.3Example 7-5 Duplicate PC Destinations Rule G.G.4Example 7-6 Duplicate Address Pointer Register Destinations Example 7-7 Duplicate Stack Pointer DestinationsExample 7-8 Duplicate Register Destinations Rule G.G.4 ExceptionsExample 7-9 Duplicate SR/EMR Register Destinations Example 7-10 Duplicate Status Bit DestinationsRule G.G.5 Prefix Grouping RulesFollowing rules only apply to prefix-grouped Vles Example 7-15. Dalu Register Use Exceeds Four TimesRule G.P.1 Example 7-16 Vles Extension Words Exceed TwoExample 7-17 Two-Word Instructions Exceed Two Rule G.P.4 Rule G.P.3Rule G.P.5 Example 7-18. Vles Has Mutually Exclusive InstructionsRule G.P.7 Rule G.P.6Example 7-20. Data Source Use of Nn and Mn Registers Example 7-21. IFc Having Two SubgroupsRule G.P.8 Rule G.P.9Example 7-24. Isap instructions in same IFc group AGU Rules Rule A.1Example 7-25. Mctl Write to R0-R7 Use Rule A.2 Rule A.3Example 7-26. Rn, Nn, Mn Write to AGU Use Rule A.4 Example 7-27. Rn or Nn Write to MOVE-like UseExample 7-28. LCn Write to MOVE-like Use Example 7-29. Nmid Update to EMR Read Delayed COF RulesExample 7-30. Instructions in a Delay Slot Rule A.7Example RTE/D with SR Updates Example 7-31. Instructions in a Rted Delay SlotRule D.2 Rule D.3Rule D.5 Rule D.4Rule D.5a Rule D.6Rule D.8 Status Bit RulesRule D.9 Rule T.1Rule T.2.b Rule T.2.aRule T.2.c Rule SR.2Static Programming Rules Example 7-43. SR Write to SR Status Bit Use Example 7-44. SR Write to SR Status Bit Update Rule SR.3Rule SR.4 Example 7-45. Dovf Update to SR Read or Write Example 7-46. Dovf Update grouped with Move-like SR updatesRule SR.4a Rule SR.7 Loop Nesting RulesRule L.N.1 DI and EI DOENn and DOENSHnRule L.N.3 Rule L.N.2Example 7-49. Nested Loops with Ordered Index Example 7-50. Nested DOENn/DOENSHn InstructionsExample 7-53. Changing a loop type Example 7-52. Loopend between Doen and LoopendRule L.L.1 Loop LA RulesRule L.L.2 Example 7-54. Instructions at the End of Long LoopsRule L.L.4 Rule L.L.3LA of a short loop cannot be at LA-1 of a long loop Example 7-56. Instructions in Short LoopsRule L.L.5 Loop Sequencing RulesRule L.L.6 Rule L.D.1Rule L.D.5 Rule L.D.3Rule L.D.6 Example 7-60. LCn Write at the Start of Short Loop nRule L.D.7 Rule L.D.8Rule L.D.9 Rule L.C.1 Loop COF RulesRule L.C.2 Rule L.C.3Rule L.C.5 Bc or Jc instruction is not allowed at LA-3 of a long loopExample 7-68. Bc/Jc at LA-3 of a Long Loop Example 7-69. Loop COF Destination in the Same Loop Rule L.C.7Rule L.C.10 Rule L.C.9Example 7-70. Loop COF at End of Nested Long Loops Example 7-71. Subroutine Call to End of LoopsRule L.C.11 General Looping RulesRule L.C.12 Rule L.G.3AGU Dynamic Rules Dynamic Programming RulesRule L.G.5 Rule A.2aRule A.5 Memory Access RulesRule A.6 Rule D.7Loop Rules RAS RulesRule J.4 Rule L.N.6Rule Detection Across COF Boundaries Example 7-83. A.2 from a Delay Slot to a COF DestinationCycle-Based COF Rules Example 7-82. SR.2 Across a COF BoundaryVLES-Based COF Rules Rule Detection Across Exception Boundaries Example 7-85. EMR access at the start of an exceptionRule SR.2a Rule SR.4bExample 7-86. Mctl Write to R0-R7 Use Rule A.1aProgramming Guidelines COF destination cannot be a delay slotRule J.1 Rule J.2Good Programming Practices Rules Not Detected Across COF BoundariesSource Code Practices Rule J.5Binary Code Practices Lpmark Rules Lpmark Instruction TypeSoftware Development Practices Dynamic Programming Rules Static Programming RulesGeneral Grouping Rules Prefix Grouping RulesLoop LA Rules Loop Nesting RulesLpmark Rule L.L.3 Lpmark Rule L.L.2Lpmark Rule L.L.5 Example 7-93. Active LCn Write at the End of Long LoopsLpmark Rule L.L.6 Loop Sequencing RulesLpmark Rule L.D.2 + L.D.3 Lpmark Rule L.D.6Lpmark Rule L.C.2 Loop COF RulesCOF instructions are not allowed at LPB of a long loop Example 7-97. Active LCn Read at the Start of a LoopLpmark Rule L.C.3 + L.C.5 Example 7-98. COF Instructions at LPB of a Long LoopExample 7-99. Bc/Jc at the Start of a Loop Lpmark Rule L.C.10 Lpmark Rule L.C.9Example 7-100. Loop COF at End of Nested Long Loops Example 7-101. Subroutine Call to End of LoopsLpmark Programming Guidelines General Looping RulesRule Detection Across Exception Boundaries Example 7-104. COF Destination to Loop Delay Slots NOP DefinitionLpmark Rule L.C.1 Is encoded as Grouping ExamplesIs assembler mapped to the IFF prefix and encoded as Is assembler mapped to the IFT prefix and encoded asIs encoded ignoring the NOP subgroup as NOP Definition Appendix a SC140 DSP Core Instruction Set Conventions Table A-1. Instruction ConventionsConvention Definition Table A-3. Register Abbreviations Table A-2. Operations SyntaxOperator Description Abbreviation Register NameBrackets as Isap indicators Brackets as address indicatorsTable A-4. Assembler Syntax Table A-5. Addressing Mode Notation for the EA Operand Addressing Mode NotationTable A-6. Addressing Mode Notation for the ea Operand Addressing Mode Definition Notation in Instruction FieldData Representation in Memory for the Examples Encoding NotationDefinition for the field is Prefix Word Encoding Instruction Fields Instruction Formats and OpcodesAaa CccIf true D0, D2, A0, if false D1, D3, A1 Example, 2-w prefix + 2 grouped instruction words, aaa =If true, all the set Prefix Words Cycles TypeFirst execution set of the loop Last, or to last-1 ExampleHigh data register is used for the op3 field E3 is set High data register is used for the op1 field E2 is setDSP Core Instruction Set Instruction Sub-types Instruction TypesTable A-7. Dalu Arithmetic Instructions MAC Table A-8. Dalu Logical Instructions BFU Table A-9. AGU Arithmetic Instructions Table A-11. AGU Stack Support Instructions Table A-10. AGU Move InstructionsTable A-13. AGU Non-Loop Change-of-Flow Instructions Table A-12. AGU Bit-Mask Instructions BMUTable A-16. Prefix Instructions Table A-15. AGU Program Control InstructionsInst InstructionsInstruction Definition Layout ABS Instruction Single Source/Destination Data RegisterAdd Long With Carry Dalu ADCDc + Dd + C → Dd ADC Dc,DdRegister/Memory Address Before Dc,Dd Data Register PairsAdd Dalu ADDOperation Assembler Syntax Add d0,d1,d2Add d1,d0,d2 Da,Db Da,Da Data Register Pairs#u5 ADD2 Add Two 16-Bit Values DaluAdd2 d0,d1 Single Source Data Register JJJAdd AGU AddaAdda #u5,Rx Adda #s16,rx,RnAddress Register Adda r0,r1Rrrr AGU Source Register AGU Source/Destination Register#s16 Source Operand AGU ADDL1A Add With One-Bit Arithmetic Shift Left ADDL1AAddl1a r0,r1 Rx1 + Rx → RxADDL1A rx,Rx Addl2a r0,r1 ADDL2A Add With Two-Bit Arithmetic Shift Left ADDL2ARx2 + Rx → Rx ADDL2A rx,RxADDL2A rx,Rx Add Without Changing ADDNC.W ADDNC.WCarry Bit Dalu Addnc.w #$ca3e,d1,d2Instruction Words Cycles Type Add and Round Dalu ADRAdr d3,d4 RndDa + Dn → DnADR Da,Dn #0u16,Da,Dn Bitwise and Dalu#u16$0000,Da,Dn Da,DnD2,d1 #$0ff2e,d2,d1#$ff2e0000,d2,d1 #0u16 #u16$0000#u16 #u16 DR.L → DR.L #$a70e,d1.h#u16 DR.H → DR.H #u16,DR.LCycles Type Opcode Data/Address RegisterAND.W #u16,SP-u5 AND.W #u16,RnAND.W #u16,a16 AND.W #u16,SP+s16And.w #$54a1,r7 S16 A16Asl d0,d1 ASLDa 1→ Dn ASL Da,DnASL Da,Dn Asl2a r0 ASL2ARx2 → Rx ASL2A RxAsla r0 AslaRx1 → Rx Asla RxMultiple-Bit Arithmetic Shift Left Dalu AsllAsll #u5,Dn Asll Da,DnAsll d0,d1 Asll Word Arithmetic Shift Left 16 Bits Dalu Aslw AslwAslw d0,d1 Da16 → DnAslw Da,Dn Asr d5,d3 ASRDa1 → Dn ASR Da,DnRegister/Memory Address Before After Asra Asra r2Asra Rx Multiple-Bit Arithmetic Shift Right Dalu AsrrAsrr d3,d5 Asrr #$3,d5#u5 Asrw Da,Dn Asrw d5,d0Asrw Da,Dn Branch If False AGU If T==0, then PC + displacement → PCBF lbl BF labelInstruction Words Cycles1 Type Opcode Displacement labelBFD BFD Branch If False Using a Delay Slot AGU OperationBFD lbl BFD labelLabel Displacement ~C1.Hi → C1.Hi i denotes bits=1 in #u16 Bmchg~C1.Li → C1.Li ~DR.Hi → DR.HiBmchg #$f0f0,d1.h Clears the Ln bit in the destination data registerControl Registers Iiiiiiiiiiiiiiii 16-bit unsigned immediate data Bit-Masked Change a BMCHG.WBMCHG.W #u16,SP-u5 Bmchg.w #$661f,$800cBit signed SP address offset Bmclr #u16,C1.H Bmclr Bit-Masked Clear a 16-Bit Operand BMU Bmclr OperationBmclr #u16,C1.L Bmclr #u16,DR.HBmclr #$b646,d7.l #u16 BMCLR.W Bit-Masked Clear aBit Operand in Memory BMU Operation Assembler Syntax BMCLR.W #u16,SP-u5 Bmset #u16,C1.L Bmset #u16,C1.HBmset #u16,DR.H Bmset #u16,DR.LBmset #$2436,d1.l Bit Operand in Memory BMU BMSET.WBmset.w #$f111,$800c Register/Memory Address Before Immediate$800C Bmtset #$111f,d1.l BmtsetBmtset #u16,DR.H Bmtset #u16,DR.LBmtset #$4238,d4.l Bit-Masked Test and Set a BMTSET.W BMTSET.WBmtset.w #$4328,$c BMTSET.W #u16,SP-u5 Bmtstc #$8a59,d7.h Bmtstc$0$0024A60000 $00E40000 BMTSTC.W #u16,SP-u5 BMTSTC.WBMTSTC.W #u16,SP+s16 BMTSTC.W #u16,RnBmtstc.w #$8A59,r0 BMTSTC.W #u16,SP-u5 Bmtsts #u16,C1.L BmtstsBmtsts #u16,DR.H Bmtsts #u16,DR.LBmtsts #$24a6,d7.h BMTSTS.W #u16,SP-u5 BMTSTS.WBMTSTS.W #u16,SP+s16 BMTSTS.W #u16,RnBmtsts.w #$0428,r0 BMTSTS.W #u16,SP-u5 BRA PC + displacement → PCBranch AGU BRA labelAAAAAAAAAA0 Brad Brad labelSource Code Comments $0000 000A $0000 000E Break PC + displacement → PCBreak label → LFnEncoding is the displacement with bit Branch to Subroutine AGU BSRStatus and Conditions Changed by Instruction None Example Bsr labelBSR PC + displacement → PC, next* PC→RAS Next* PC → SP SR → SP + 4 SP + 8 → SPBsrd label Bsrd label Branch If True AGU If T==1, then PC + displacement → PCBT lbl BT labelRegister/Memory Address Before BT After BTD BTD Branch If True Using a Delay Slot AGU OperationBTD lbl BTD label$0035 $0000 $0006 $002A $001A $0016 Count Leading Bits Dalu CLBClb d3,d7 CLB Da,DnCLB Da,Dn Clear a Data Register Dalu CLRClr d1 → DnSource Data Register Destination Data RegisterCompare for Equal Dalu CmpeqCmpeq d2,d3 If Da == Dn, then 1→ T, else 0 → T118 CMPEQ.W Compare for Equal Dalu CMPEQ.WCmpeq.w #$5,d3 CMPEQ.W #u5,DnCMPEQ.W Cmpeqa r1,r2 Cmpeqa Compare for Equal AGU Cmpeqa OperationIf rx == Rx, then 1 → T, else 0 → T Cmpeqa rx,RxCmpeqa rx,Rx Compare for Greater Than Dalu CmpgtCmpgt d2,d3 Dn Da → T124 Cmpgt.w #$8002,d2 CMPGT.WCMPGT.W #u5,Dn CMPGT.W #s16,DnCMPGT.W #u5,Dn Compare for Greater Than AGU Cmpgta CmpgtaCmpgta r2,r3 Rx rx → TCmpgta rx,Rx Unsigned Compare for Higher Dalu Cmphi CmphiCmphi d1,d0 Cmphi Da,Dn130 Unsigned Compare for Higher AGU Cmphia CmphiaCmphia r0,r1 Cmphia rx,RxCmphia rx,Rx Continue to the Next Loop Iteration AGU ContLabel LabelCycles1 Type Opcode Contd label ContdCycles1 Type Enter Debug Mode AGU DebugDebug Debugev Signal a Debug Event AGU DebugevDecrement a Register AGU DecaDeca r0 Rx 1 → RxBit unsigned immediate data = 1, set by the assembler Deceq d7 Dn 1 → Dn if Dn==0, then 1→ T, else 0 → TDeceq Dn 142 Deceqa r0 Deceqa Decrement and Set T If Equal Zero DeceqaRx 1 → Rx if Rx==0, then 1 → T, else 0 → T Deceqa Rx Deceqa RxExample decge DecgeDn 1 → Dn Dn≥0 → T Decge DnSC140 DSP Core Reference Manual 145 Decgea r4 DecgeaRx 1 → Rx Rx ≥ 0 → T Decgea RxDecgea Rx SR19 Set disable interrupt bit Determines execution working mode→ DI SR18Page Divide Iteration Dalu DIVIf Dn39 ⊕ Da39 = Then 2 * Dn + C + Da & $FF Ffff 0000 → DnDiv d2,d1 DIV Da,Dn Dmacss d2,d3,d5 DmacssDn16 + Dc.H * Dd.H → Dn Dc signed, Dd signedDmacss Dc,Dd,Dn 1 1 Dmacsu Multiply Signed By Unsigned and Dmacsu Accumulate With Right Shifted Data Register DaluDmacsu d2,d3,d5 156 Doen2 d0 Do Enable Long Loop AGUDOENn #u6 DOENn #u16#u6 Loop IdentifierDoensh2 d0 Do Enable Short Loop AGU DOENSHnDOENSHn #u6 DOENSHn #u16$00E4 $A0E4 Dosetup1 label Setup Long Loop DOSETUPnPC + displacement → SAn DOSETUPn labelEncoding is the displacement with → DI SR19 Clears disable interrupt bit164 Bitwise Exclusive or Dalu EOREor d4,d5 Da ⊕ Dn → DnEOR Da,Dn Eor #$5,d5.l EOR #u16,DR.LEOR #u16,DR.H EOR #u16,DR.L EOR #u16,DR.H Bitwise Exclusive or on EOR.WEor.w #$aaaa,r0 Extract Extract Signed Bit Field Dalu ExtractExtract #$c,#$e,d2,d4 Extract #U6,#u6,Db,DnJjj Single Source/Destination Data Register Extractu Extract Unsigned Bit Field ExtractuExtractu #$c,#$e,d2,d4 Extractu #U6,#u6,Db,DnExtractu #U6,#u6,Da,Dn IADDNC.W #s16,Dn Iaddnc.w #$a002,d2If T == Then execute group/subgroup Conditionally Execute a Group or Subgroup Prefix IFcElse treat as NOP If T == Then execute group/subgroup Else treat as NOP Execute group/subgroup unconditionallyCcc Conditional execution of the entire execution set Ift move.w #$ffff,d0Illegal Illegal Imac d4,d5,d6 ImacDn ± Da.L * Db.L → Dn Imac ±Da,Db,DnAccumulation Notation Imac -d4,d5,d6182 Imaclhuu Da,Db,Dn Dn + Da.L * Db.H → DnImaclhuu Da,Db,Dn Integer Multiply Accumulate ImacusUnsigned By Signed Dalu Operation Assembler Syntax Imacus d3,d4,d0$0002 x -64 $FFC0 -128 $FF80 +0 $0000 -128 $FF80 Integer Multiply Dalu ImpyDa.L * Db.L → Dn Impy Da,Db,DnD1,D1 D3,D3 D5,D5 D7,D7 Impy.w #$fffe,d3 #s16 * Dn.L → DnIMPY.W #s16,Dn +16 Integer Multiply Upper Impyhluu ImpyhluuImpyhluu d4,d3,d0 Da.H * Db.L → DnImpyhluu Da,Db,Dn Impysu d3,d5,d1 ImpysuImpysu Da,Db,Dn Register Bit Name Description AddressImpysu Da,Db,Dn Impyuu Impyuu d5,d3,d1Impyuu Da,Db,Dn 196 INC Increment a Data Register By One Dalu Operation INCInc d0 INC DnInc d15 Inc.f d15 Dn + $0000010000 → DnINC.F Dn INC.F Dn Increment Register AGU IncaInca r0 Rx + 1 → RxInca Rx Insert Bit Field Dalu InsertInsert #12,#22,d6,d7 Insert #U6,#u6,Db,DnInsert #U6,#u6,Db,Dn JF lbl Jump If False AGUJF label JF RnBit absolute long address JFD JFD labelJFD Rn $00E0 $00 0000 $0000 $00 0000 002A $00 0000 001A Jump AGU JMPJmp label JMP labelJMP label Jmpd Jump Using a Delay Slot AGUExample jmpd lbl Jmpd labelAaaaaaaaaaaaaaaaAAAAAAAAAAAAAAAAA Jump to Subroutine AGU JSRJsr r6 JSR labelAbsolute long address Next* PC → RAS Rn → PC Example jsrd r6Jsrd label Jsrd RnJsrd label Jt r0 Jump If True AGUJT label JT RnJT label JTD Jump If True Using Delay Slot AGUExample jtd r0 JTD labelJTD label If LCn Then SAn → PC LPMARKx End-of-Loop Mark Prefix LPMARKx OperationLCn 1 → LCn Else next PC → PC → LFn If LCn Then SAn → PC LCn 1 → LCn Else next PC → PC → LFn → SLFTable A-17. Combinations of LPMARKx Use Status and Conditions that Affect Lpmark ExecutionLFn LCn DescriptionPrefix Formats and Opcodes Status and Conditions Changed by Lpmark ExecutionInsertion of lpmarkb by assembler Instruction Disassembled Instruction CommentsMultiple-Bit Bitwise Shift Left Dalu LsllLsll d4,d2 Lsll Da,Dn$00E4 $0$FF 8765 Bitwise Shift Right One Bit Dalu LSRLsr d4 Dn1 → Dn 0 → Dn39Bitwise Shift Right By One Bit AGU LsraLsra r2 Rx1 → Rx 0 → Rx31Multiple-Bit Bitwise Shift Right Dalu LsrrLsrr Da,Dn Lsrr #u5,DnBefore After Lsrr d4,d2Bit unsigned immediate data Word Bitwise Shift Right Dalu LsrwLsrw d4,d2 Lsrw Da,DnLsrw Da,Dn Signed Fractional Multiply-Accumulate Dalu MACMac d4,d5,d6 MAC #s16,Da,DnMac #$1000,d5,d6 SC140 DSP Core Reference Manual 235 Macr d4,d5,d6 MacrRndDn ± Da.H * Db.H → Dn Macr ±Da,Db,Dn000 0000 0000 1000 $0008 Instruction Formats and Opcodes 238 Macsu d0,d1,d4 MacsuDn + Dc.H * Dd.L → Dn Macsu Dc,Dd,Dn111 1111 1111 1111 $FFFF Instruction Formats and Opcodes Macus Dn + Dc.L * Dd.H → DnMacus Dc,Dd,Dn Macus Dc,Dd,Dn Fractional Multiply-Accumulate MacuuUnsigned By Unsigned Dalu Operation Assembler Syntax Macuu d2,d3,d1Macuu Dc,Dd,Dn Mark Push the PC into the Trace Buffer AGU MarkPC → trace buffer Transfer Maximum Signed Value Dalu MAXMax d0,d4 If Dg Dh, then Dg → DhMax2 d0,d4 MAX2If Dg.H Dh.H, then Dg.H → Dh.H If Dg.L Dh.L, then Dg.L → Dh.L00 D0,D4 01 D1,D5 10 D2,D6 11 D3,D7 248 If Da.L Db.L, then 0 → VFn, Da.L → Db.L MAX2VITElse 1 → VFn MAX2VIT Da,DbMax2vit d4,d2 Maxm Transfer Maximum Absolute Value Dalu Maxm Operation Maxm d2,d6Maxm Dg,Dh 00 D0,D4 01 D1,D5 10 D2,D6 11 D3,D7 252 Transfer Minimum Signed Value Dalu MINMin d1,d5 MIN Dg,DhMove Two Fractional Words from MOVE.2F MOVE.2FMemory to a Register Pair AGU DescriptionMOVE.2F EA,DaDb DaDb Data Register PairsMove.2l d0d1,r0 MOVE.2LDa,Db ↔ EA MOVE.2L DaDb,EA MOVE.2L EA,DaDbRead/Write Notation Move.2w d0d1,r0 MOVE.2WEA ↔ DaDb MOVE.2W EA,DaDb MOVE.2W DaDb,EA$FF Ffff AF44 Move Four Fractional Words from MOVE.4F MOVE.4FMemory to a Register Quad AGU EA → DaDbDcDdDaDbDcDd Data Register Quad Move.4f r0,d0d1d2d3MOVE.4W EA ↔ DaDbDcDdMOVE.4W EA,DaDbDcDd MOVE.4W DaDbDcDd,EA Move.4w d0d1d2d3,r0 Byte Move AGU MOVE.BMOVE.B DR,ea Move.b d3,r7+$3MOVE.B SP+s15,DR MOVE.B DR,SP+s15MOVE.B a16,DR S15 A32MOVE.F Move Fractional WordTo/from Memory AGU Operation Assembler Syntax Move.f $54,d10 MOVE.F SP+s15,DbMOVE.F Db,ea MOVE.F #s16,Db MOVE.F a16,Db SC140 DSP Core Reference Manual 271 Move Long Word AGU MOVE.LGeneral Registers Cccc#u32 #s32MOVE.L Da.EDb.E,SP+s15 MOVE.L SP+s15,De.EMOVE.L SP+s15,Do.E Move.l d0.ed1.e,$1224MOVE.L a32,De.E MOVE.L Da.EDb.E,a32Da.EDb.E ff Data Register Extension Pair Data Register278 Move Long AGU MOVE.L a16,C4 MOVE.L C4,a16 MOVE.L a32,DR MOVE.L DR,a32MOVE.L Rn+u3,DR MOVE.L DR,Rn+u3 MOVE.L Rn+s15,DR MOVE.L DR,Rn+s15MOVE.L SP+s15,C4 MOVE.L C4,SP+s15 Move.l d0,r0MOVE.L EA,DR MOVE.L DR,EA Read/Write Notation Rrr Address RegisterUnsigned 3-bit offset MOVE.W #s16,C4 MOVE.W #s7,DRMOVE.W #s16,a16 MOVE.W #s16,SP-u5Move.w #$0050,r7 MOVE.W #s7,DR MOVE.W #s16,C4 Sa16 #s7Move Integer Word AGU MOVE.WMOVE.W a32,DR MOVE.W DR,a32 MOVE.W a16,C4 MOVE.W C4,a16MOVE.W Rn+s15,DR MOVE.W DR,Rn+s15 MOVE.W Rn+u3,DR MOVE.W DR,Rn+u3MOVE.W Rn+Rr,DR MOVE.W DR,Rn+Rr MOVE.W Rn,C3 MOVE.W C3,RnMove.w d1,r7+4 MOVE.W a32,DR MOVE.W DR,a32 Write Sss0 Movet r0,r1 MOVEc Conditional Address Register Move AGU MOVEc OperationMovet Rq,Rn Movef Rq,RnQqq Address Register MOVES.2F Move Two Fractional Words to MOVES.2F DaDb → EAMOVES.2F DaDb,EA $7FFF $7EAC Moves.4f d0d1d2d3,r0 DaDbDcDd → EAMOVES.4F DaDbDcDd,EA $7FFF Move Fractional Word to MOVES.FMoves.f d0,r0 MOVES.F Db,a16 304 Move Long to MOVES.LMemory With Scaling and Saturation AGU Operation Moves.l d0,r0MOVES.L Db,EA MOVEU.B Move Unsigned Byte fromMemory AGU Operation Assembler Syntax Moveu.b $0053,d10 MOVEU.B a16,DR 310 Moveu.l #$fffffff8,d3 MOVEU.L#u32 → Db MOVEU.L #u32,Db31IIIIIIIIIIIIIIII16 #u16 → Db3116 Moveu.w #$2345,d10.l#u16 → Db150 MOVEU.W #u16,Db.HIiiiiiiiiiiiiiii Bit unsigned immediate data #u16MOVEU.W Move Unsigned Word fromMemory to a Register AGU Operation Moveu.w r7+2,d10 MOVEU.W a16,C4 318 Mpy d4,d5,d6 MPYDa.H * Db.H → Dn MPY Da,Db,DnMpy d6,d6,d7 SC140 DSP Core Reference Manual 321 Mpyr d4,d5,d6 MpyrRndDa.H * Db.H → Dn Mpyr Da,Db,DnRegister/Memory Address Before After L6D6 $0000324 Mpysu d4,d5,d6 MpysuDc.H * Dd.L → Dn Mpysu Dc,Dd,Dn326 Mpyus Dc.L * Dd.H → DnMpyus Dc,Dd,Dn 328 Mpyuu d4,d5,d6 MpyuuDc.L * Dd.L → Dn Mpyuu Dc,Dd,Dn330 Negate Dalu NEGNeg d3 NEG DnNEG Dn No Operation Prefix NOPNo operation NopBitwise Complement Dalu NotNot d4,d5 ~Da → DnSC140 DSP Core Reference Manual 335 Binary Inversion of a 16-Bit Operand BMU Not D0.L~DR.L → DR.L Not DR.L NOT.W Binary Inversion of a 16-Bit OperandMemory BMU Operation Assembler Syntax Not.w r1 Example or d3,d0 Bitwise Inclusive or DaluDa Dn → Dn Or Da,DnSC140 DSP Core Reference Manual 341 #u16 DR.L → DR.L Or #$0f0a,d0.l#u16 DR.H → DR.H Or #u16,DR.LOr #u16,DR.L Or #u16,DR.H OR.W #u16,SP-u5 OR.W #u16,RnOR.W #u16,SP+s16 OR.W #u16,a16OR.W #u16,Rn Or.w #$f01a,r1346 SP 4 → Do SP 8 → SP SP 8 → De SP 8 → SPPOP De POP DoPop d3 Extension Pairs, Even Registers, and Loop Start Registers EeeeeNSP 4 → Do NSP 8 → ΝSP NSP 8 → De NSP 8 → ΝSPPopn d6.ed7.e Popn DePopn Do 352 Do → SP + 4 SP + 8 → SP De → SP SP + 8 → SPPush De Push DoPush d0.ed1.e SC140 DSP Core Reference Manual 355 Do → NSP + 4 NSP + 8 → ΝSP De → NSP NSP + 8 → ΝSPPushn De Pushn DoPushn d0.ed1.e Pushn De Pushn Do Round Dalu RNDRndDa → Dn RND Da,DnRnd d2,d1 Rnd d1,d5RND Da,Dn Dn3801 → Dn391 Rol d5Dn39 → C → Dn0 ROL DnROL Dn Dn39-11 → Dn38-0 Ror d15→ Dn39 Dn0 → C ROR DnROR Dn RTE SP 8 → PCSP 4 → SR SP 8 → SP → Nmid Instruction Words Cycles1 Type RteRted Trap Example rtedReturn From Subroutine AGU RTSRts If RAS valid, then RAS → PCRTS Rtsd RtsdRtsd Rtstk Restore PC from Stack AGUCleared Register Address Bit Name Description EMR3Example rtstk Rtstkd SP 8 → PCSP 8 → SP Example rtstkd Sat.f d2,d3 SAT.FIf Da $007FFFFFFF then $007FFF0000 → Dn SAT.F Da,DnSAT.F Da,Dn SAT.L Sat.l d6SAT.L Dn SC140 DSP Core Reference Manual 381 Subtract With Borrow Dalu SBCDb Dc C → Dd SBC Dc,DdSBC Dc,Dd Subtract And Round Dalu SBRSbr d3,d0 RndDn Da → Dn0010 1010 1110 0111 0000 0000 1000$2AE7 Skipls If LCn ≤ Then PC + displacement → PC Skipls label → LFnSkipls label Skipls labelSkipls label Stop Stop Stop Instruction Processing AGU OperationEnter the stop processing state Subtract Dalu SUBSub d1,d0,d2 SUB #u5,DnSub d0,d1,d2 SC140 DSP Core Reference Manual 391 SUB2 Subtract Two 16-Bit Values DaluSub2 d0,d1 SUB2 Da,Dn Subtract AGU SubaSuba r1,r0 Suba #u5,RxSuba Shift Left and Subtract Dalu SublSubl d0,d1 Dn Da → Dn$0$FF Ffff Fffe Subnc.w #$15,d0 SUBNC.WDn #s16 → Dn SUBNC.W #s16,DnSUBNC.W #s16,Dn Sign-Extension Dalu Sxt.b d3,d0Sxt.w d3,d2 Sxt.l d3 Sign-Extension AGU Sxta.b r3,r1Sxta.w r3 SXTA.B Transfer Data Register to Data Register Dalu TFRTfr d15,d14 Tfr d7,d6TFR Da,Dn Tfra r0,r1 TfraRx → Rx Tfra rx,RxSC140 DSP Core Reference Manual 407 If Srexp = Then NSP → Rn To/from a Register AGUElse ESP → Rn If Srexp = Then Rn → NSP Else Rn → ESPTfra r0,osp If T=1, then Da → Dn Tfrt d14,d15If T=0, then Da → Dn Tfrt Da, DnTfrt TRAPn Trap Execute a Software Exception AGU Trap OperationTrap Test for Equal to Zero Dalu TsteqTsteq d1 If Dn == 0, then 1 → T, else 0 → TTsteqa.w r4 TSTEQA.x Test for Equal to Zero AGU TSTEQA.x OperationTsteqa.l r1 TSTEQA.W RxTSTEQA.W TSTEQA.L Test for Greater Than Or Equal to Zero Dalu TstgeTstge d4 If Dn = 0, then 1 → T, else 0 → TTstgea.l r7 If Rx ≥ 0, then 1 → T, else 0 → TTESTGEA.L Rx TSTGEA.L Rx Tstgt d6 Tstgt Test for Greater Than Zero Dalu Tstgt OperationIf Dn 0, then 1 → T, else 0 → Τ Tstgt DnTstgta r2 Tstgta Test for Greater Than Zero AGU Tstgta OperationIf Rx 0, then 1 → T, else 0 → Τ Tstgta RxLittle Endian Mode Word Big Endian ModeVSL Viterbi Shift Left Move AGUVSL.4F D2D6D1D3,Rn+N0 VSL.4W D2D6D1D3,Rn+N0VSL.2W D1D3,Rn+N0 VSL.2F D1D3,Rn+N0Vsl.2w d1d3,r0+n0 After Little EndianAfter Big Endian VSL.4W Wait Enters the low-power standby Wait processingState ResponseWait Zero Extension Dalu Zxt.b d2,d5Zxt.w d3,d6 Zxt.l d0 Zero Extension AGU Zxta.b r3,n2Zxta.w r4 ZXTA.B ZXTA.x 432 Appendix B StarCore Registry Using the StarCore RegistryTable B-1. Scid Assignments Hex Bits Instruction Cores ExampleSet Version SoC / platform Index Ecnten Eeddef Eselctrl 4-26ESELDI 4-26ESELDM 4-26ESELDTB 4-26 Eseletb MOVES.F A-299 MOVES.L A-301 MOVEU.B A-307 Macsu A-239 Macus A-241 Macuu A-243 Mpysu A-325 Mpyus A-327 Mpyuu A-329 Rtstk A-374 Index Index SC140 DSP Core Reference Manual