Freescale Semiconductor SC140 specifications Aws, Access Width Selection

Models: SC140

1 760
Download 760 pages 48.94 Kb
Page 169
Image 169

 

 

 

Event Detection Unit (EDU) Channels and Registers

 

 

 

 

 

 

 

Table 4-20. EDCD_CTRL Description (Continued)

 

 

 

 

 

Name

Description

Settings

 

 

 

 

 

 

 

 

 

AWS

Access Width Selection

00 = Byte

 

Bits 9–8

Determines the width of the data access

01 = Word

 

 

that should be watched. The different

10 = Long

 

 

width types are summarized in the

11 = Reserved

 

 

settings column.

 

 

 

 

In byte access mode, only the eight LSB

 

 

 

 

bits of the masked data are compared

 

 

 

 

with the eight LSB bits of the

 

 

 

 

EDCD_REF register. One or four

 

 

 

 

comparisons are performed with logical

 

 

 

 

OR among them, depending on the

 

 

 

 

access resolution (byte or quad-byte).

 

 

 

 

When word access width is chosen, the

 

 

 

 

sixteen LSB bits of the EDCD_REF

 

 

 

 

register are compared with each of the

 

 

 

 

sixteen bits of the masked data. One,

 

 

 

 

two, or four comparisons are performed

 

 

 

 

with logical OR among them, depending

 

 

 

 

on the access resolution (word,

 

 

 

 

double-word, or quad-word).

 

 

 

 

When long access width is chosen, then

 

 

 

 

the 32 LSB bits of the EDCD_REF

 

 

 

 

register are compared with each of the

 

 

 

 

32 bits of the masked data. One or two

 

 

 

 

comparisons are performed with logical

 

 

 

 

OR among them, depending on the

 

 

 

 

access resolution (long or double-long).

 

 

 

 

 

 

 

 

R

Reserved

 

 

 

Bit 7

 

 

 

 

 

 

 

 

SC140 DSP Core Reference Manual

4-59

Page 169
Image 169
Freescale Semiconductor SC140 specifications Aws, Access Width Selection