INSTRUCTION SET REFERENCE

Table A-9. Instruction Execution Times (in State Times) (Continued)

 

 

 

 

 

Data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Mnemonic

Extended-indirect (Normal)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EBMOVI

register/register

8

+ 14 per word + 16 per interrupt

 

 

 

 

 

 

 

memory/register

8

+ 17 per word + 16 per interrupt

 

 

 

 

 

 

 

memory/memory

8

+ 20 per word + 16 per interrupt

 

 

 

 

 

 

Mnemonic

Indirect

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BMOV

register/register

6

+ 8 per word

 

 

 

 

 

 

 

 

 

 

 

memory/register

6

+ 11 per word

 

 

 

 

 

 

 

 

 

 

 

memory/memory

6

+ 14 per word

 

 

 

 

 

 

 

 

 

 

BMOVI

register/register

7

+ 8 per word + 14 per interrupt

 

 

 

 

 

 

 

memory/register

7

+ 11 per word + 14 per interrupt

 

 

 

 

 

 

 

memory/memory

7

+ 14 per word + 14 per interrupt

 

 

 

 

 

 

Mnemonic

Direct

Immed.

 

 

Extended-indirect

 

 

Extended-indexed

 

 

 

 

 

 

 

 

 

 

 

Normal

 

 

Autoinc.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ELD

—

—

6

 

9

 

 

8

11

 

 

8

 

 

 

11

 

ELDB

—

—

6

 

9

 

 

8

11

 

 

8

 

 

 

11

 

EST

—

—

6

 

9

 

 

8

11

 

 

8

 

 

 

11

 

ESTB

—

—

6

 

9

 

 

8

11

 

 

8

 

 

 

11

 

 

 

 

 

 

 

Indirect

 

 

 

 

Indexed

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Mnemonic

Direct

Immed.

 

Normal

 

 

Autoinc.

 

 

Short

 

 

Long

 

 

 

 

 

 

 

 

 

 

 

 

 

Reg.

Mem.

Reg.

Mem.

Reg.

Mem.

Reg.

Mem.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

LD

4

5

 

5

 

8

 

 

6

8

 

6

 

9

 

7

 

10

LDB

4

4

 

5

 

8

 

 

6

8

 

6

 

9

 

7

 

10

LDBSE

4

4

 

5

 

8

 

 

6

8

 

6

 

9

 

7

 

10

LDBZE

4

4

 

5

 

8

 

 

6

8

 

6

 

9

 

7

 

10

ST

4

—

 

5

 

8

 

 

6

9

 

6

 

9

 

7

 

10

STB

4

—

 

5

 

8

 

 

6

8

 

6

 

9

 

7

 

10

XCH

5

—

—

 

—

—

—

 

8

 

13

 

9

 

14

 

XCHB

5

—

 

—

 

—

—

—

 

8

 

13

 

9

 

14

 

NOTE: The column entitled “Reg.” lists the instruction execution times for accesses to the register file or peripheral SFRs. The column entitled “Mem.” lists the instruction execution times for accesses to all memory-mapped registers, I/O, or memory. See Table 5-1 on page 5-4 for address information.

A-63

Page 367 Page 369
Page 368
Image 368
Intel Microcontroller, 80C196NU, 8XC196NP manual Data Mnemonic Extended-indirect Normal, Extended-indexed, Indexed Mnemonic
Page 367 Page 369

Microcontroller, 80C196NU, 8XC196NP specifications

The Intel 8XC196NP and 80C196NU microcontrollers are part of Intel's renowned 16-bit microcontroller series that gained popularity in the 1980s and 1990s for embedded systems applications. Designed for a variety of applications, these microcontrollers are characterized by their robust performance, versatility, and industry-standard architecture.

The 8XC196NP features an enhanced instruction set with over 100 instructions, allowing for efficient code execution. It operates at clock speeds up to 16 MHz, which contributes to improved performance in time-sensitive applications. The microcontroller is equipped with a 16-bit data bus, enabling more efficient data handling compared to its 8-bit predecessors, thus accommodating complex algorithms and large data sets.

In terms of memory architecture, the 8XC196NP supports an addressable memory space of up to 64 KB of program memory and 64 KB of data memory. This configuration provides sufficient space for large applications while ensuring fast data access. The microcontroller includes integrated features such as timers, serial I/O capabilities, and interrupt processing, which enhance its functionality for real-time applications and control mechanisms.

The 80C196NU, on the other hand, is designed for lower power operation, making it suitable for battery-powered devices. This microcontroller maintains similar features to the 8XC196NP while offering advancements that support low-power consumption. The 80C196NU can also function in a range of temperature environments, making it adaptable for industrial applications.

Both the 8XC196NP and 80C196NU support external memory interfacing, allowing designers to expand the system's capability by connecting additional ROM and RAM. This flexibility makes them appealing for developing complex systems, such as motor controls, industrial automation, and consumer electronics.

Another standout feature of these microcontrollers is their built-in debugging capabilities. Intel provided hardware and software tools that enabled developers to test and troubleshoot their applications effectively, reducing the development time and increasing reliability.

Overall, the Intel 8XC196NP and 80C196NU microcontrollers stand out for their dependability, versatility, and performance, contributing significantly to the evolution of embedded system design. Their legacy continues to influence modern microcontroller technology, ensuring their relevance in a wide array of applications today.
Top Page Image Contents