Manuals / Intel / Personal Care / Microscope & Magnifier

Intel Microcontroller, 80C196NU, 8XC196NP manual Eld, Epts Enable Peripheral Transaction

Models: Microcontroller 80C196NU 8XC196NP

1 471
Download 471 pages 22.3 Kb
Page 323
Image 323

8XC196NP, 80C196NU USER’S MANUAL

Table A-6. Instruction Set (Continued)

Mnemonic

 

 

 

Operation

 

 

 

 

 

Instruction Format

 

 

 

 

 

ELD

EXTENDED LOAD WORD. Loads the value

 

DEST, SRC

 

of the source word operand into the

 

 

ELD

wreg, [treg]

 

destination operand.

 

 

 

 

 

 

 

 

 

 

 

ext. indirect: (11101000) (treg) (wreg)

 

This instruction allows you to move data from

 

ext. indexed: (11101001) (treg) (disp-low)

 

anywhere in the 16-Mbyte address space into

 

 

(disp-high) (disp-ext) (wreg)

 

the lower register file.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ext. indirect: (DEST) ← (SRC)

 

 

NOTE:

For 20-bit addresses, the offset

 

ext indexed: (DEST)← (SRC) + 24-bit disp

 

 

 

 

 

 

 

 

 

 

 

 

must be in the range of +524287

 

 

 

 

 

 

 

 

 

 

 

 

to –524288.

 

 

 

PSW Flag Settings

 

 

 

 

 

 

 

 

 

 

 

 

Z

N

C

 

V

VT

 

ST

 

 

 

 

 

—

—

— —

—

—

 

 

 

 

 

 

 

 

 

ELDB

EXTENDED LOAD BYTE. Loads the value of

 

DEST, SRC

 

the source byte operand into the destination

ELDB

breg, [treg]

 

operand.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ext. indirect: (11101010) (treg) (breg)

 

This instruction allows you to move data from

 

ext. indexed: (11101011) (treg) (disp-low)

 

anywhere in the 16-Mbyte address space into

 

 

(disp-high) (disp-ext) (breg)

 

the lower register file.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ext. indirect: (DEST) ← (SRC)

 

 

NOTE:

 

 

ext indexed: (DEST)← (SRC) + 24-bit disp

For 20-bit addresses, the offset

 

 

 

 

 

 

 

 

 

 

 

 

must be in the range of +524287

 

 

 

 

 

 

 

 

 

 

 

 

to –524288.

 

 

 

PSW Flag Settings

 

 

 

 

 

 

 

 

 

 

 

 

Z

N

C

 

V

VT

 

ST

 

 

 

 

 

—

—

— —

—

—

 

 

 

 

 

 

 

 

 

EPTS

ENABLE PERIPHERAL TRANSACTION

 

 

 

SERVER (PTS). Enables the peripheral

EPTS

 

 

transaction server (PTS).

 

 

 

 

 

 

 

 

 

 

 

 

(11101101)

 

PTS Enable (PSW.2) ←

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PSW Flag Settings

 

 

 

 

 

 

Z

N

C

V

VT

ST

 

 

 

 

 

—

—

— —

—

—

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A-18

Page 322 Page 324
Page 323
Image 323
Intel Microcontroller, 80C196NU, 8XC196NP manual Eld, Epts Enable Peripheral Transaction
Page 322 Page 324

Microcontroller, 80C196NU, 8XC196NP specifications

The Intel 8XC196NP and 80C196NU microcontrollers are part of Intel's renowned 16-bit microcontroller series that gained popularity in the 1980s and 1990s for embedded systems applications. Designed for a variety of applications, these microcontrollers are characterized by their robust performance, versatility, and industry-standard architecture.

The 8XC196NP features an enhanced instruction set with over 100 instructions, allowing for efficient code execution. It operates at clock speeds up to 16 MHz, which contributes to improved performance in time-sensitive applications. The microcontroller is equipped with a 16-bit data bus, enabling more efficient data handling compared to its 8-bit predecessors, thus accommodating complex algorithms and large data sets.

In terms of memory architecture, the 8XC196NP supports an addressable memory space of up to 64 KB of program memory and 64 KB of data memory. This configuration provides sufficient space for large applications while ensuring fast data access. The microcontroller includes integrated features such as timers, serial I/O capabilities, and interrupt processing, which enhance its functionality for real-time applications and control mechanisms.

The 80C196NU, on the other hand, is designed for lower power operation, making it suitable for battery-powered devices. This microcontroller maintains similar features to the 8XC196NP while offering advancements that support low-power consumption. The 80C196NU can also function in a range of temperature environments, making it adaptable for industrial applications.

Both the 8XC196NP and 80C196NU support external memory interfacing, allowing designers to expand the system's capability by connecting additional ROM and RAM. This flexibility makes them appealing for developing complex systems, such as motor controls, industrial automation, and consumer electronics.

Another standout feature of these microcontrollers is their built-in debugging capabilities. Intel provided hardware and software tools that enabled developers to test and troubleshoot their applications effectively, reducing the development time and increasing reliability.

Overall, the Intel 8XC196NP and 80C196NU microcontrollers stand out for their dependability, versatility, and performance, contributing significantly to the evolution of embedded system design. Their legacy continues to influence modern microcontroller technology, ensuring their relevance in a wide array of applications today.