Intel 8XC196NP, 80C196NU, Microcontroller manual Shrl Logical Right Shift DOUBLE-WORD, Skip

Models: Microcontroller 80C196NU 8XC196NP

1 471
Download 471 pages 22.3 Kb
Page 346
Image 346

INSTRUCTION SET REFERENCE

Table A-6. Instruction Set (Continued)

Mnemonic

 

 

 

Operation

 

 

 

 

Instruction Format

 

 

 

 

 

SHRL

LOGICAL RIGHT SHIFT DOUBLE-WORD.

 

 

 

Shifts the destination double-word operand to

SHRL

lreg,#count

 

the right as many times as specified by the

 

(00001100) (count) (lreg)

 

count operand. The count may be specified

 

or

 

 

either as an immediate value in the range of 0

 

 

to 15 (0FH), inclusive, or as the content of

SHRL

lreg,breg

 

any register (10H – 0FFH) with a value in the

 

(00001100) (breg) (lreg)

 

range of 0 to 31 (1FH), inclusive. The left bits

 

 

 

 

of the result are filled with zeros. The last bit

 

 

 

shifted out is saved in the carry flag.

NOTES:

This instruction clears the

 

Temp (COUNT)

 

 

 

 

 

 

 

 

 

 

 

 

sticky bit flag at the beginning

 

do while Temp

0

 

 

 

 

 

 

of the instruction. If at any time

 

C Low order bit of (DEST)

 

 

 

during the shift a “1” is shifted

 

(DEST) (DEST)/2)

 

 

 

 

into the carry flag and another

 

Temp Temp – 1

 

 

 

 

 

shift cycle occurs, the instruc-

 

end_while

 

 

 

 

 

 

 

 

 

tion sets the sticky bit flag.

 

 

 

 

 

 

 

 

 

 

In this operation, DEST/2 rep-

 

 

 

PSW Flag Settings

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

resents unsigned division.

 

 

Z

N

 

 

C

V

VT

ST

 

 

 

 

 

 

 

 

 

 

 

0

 

 

0

 

 

 

 

 

 

 

SJMP

SHORT JUMP. Adds to the program counter

 

 

 

the offset between the end of this instruction

SJMP

cadd

 

and the target label, effecting the jump. The

 

(00100xxx) (disp-low)

 

offset must be in the range of –1024 to

 

 

 

 

+1023, inclusive.

 

 

 

 

 

 

 

 

 

 

PC PC + 11-bit disp

 

 

 

 

NOTE:

The displacement (disp) is sign-

 

 

 

 

 

 

 

 

 

 

 

 

extended to 16 bits in the 64-

 

 

 

PSW Flag Settings

 

 

 

Kbyte addressing mode and to 24

 

 

 

 

 

 

 

 

 

 

 

 

bits in the 1-Mbyte addressing

 

 

Z

N

 

 

C

V

VT

ST

 

 

 

 

 

 

 

 

mode. This displacement may

 

 

 

 

 

 

 

 

 

 

 

 

cause the program counter to

 

 

 

 

 

 

 

 

 

 

 

 

cross a page boundary in 1-Mbyte

 

 

 

 

 

 

 

 

 

 

 

 

mode.

SKIP

TWO BYTE NO-OPERATION. Does nothing.

 

 

 

Control passes to the next sequential

SKIP

breg

 

instruction. This is actually a two-byte NOP in

 

(00000000) (breg)

 

which the second byte can be any value and

 

 

 

 

is simply ignored.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PSW Flag Settings

 

 

 

 

 

 

Z

N

 

 

C

V

VT

ST

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A-41

Page 346
Image 346
Intel 8XC196NP, 80C196NU, Microcontroller manual Shrl Logical Right Shift DOUBLE-WORD, Skip

Microcontroller, 80C196NU, 8XC196NP specifications

The Intel 8XC196NP and 80C196NU microcontrollers are part of Intel's renowned 16-bit microcontroller series that gained popularity in the 1980s and 1990s for embedded systems applications. Designed for a variety of applications, these microcontrollers are characterized by their robust performance, versatility, and industry-standard architecture.

The 8XC196NP features an enhanced instruction set with over 100 instructions, allowing for efficient code execution. It operates at clock speeds up to 16 MHz, which contributes to improved performance in time-sensitive applications. The microcontroller is equipped with a 16-bit data bus, enabling more efficient data handling compared to its 8-bit predecessors, thus accommodating complex algorithms and large data sets.

In terms of memory architecture, the 8XC196NP supports an addressable memory space of up to 64 KB of program memory and 64 KB of data memory. This configuration provides sufficient space for large applications while ensuring fast data access. The microcontroller includes integrated features such as timers, serial I/O capabilities, and interrupt processing, which enhance its functionality for real-time applications and control mechanisms.

The 80C196NU, on the other hand, is designed for lower power operation, making it suitable for battery-powered devices. This microcontroller maintains similar features to the 8XC196NP while offering advancements that support low-power consumption. The 80C196NU can also function in a range of temperature environments, making it adaptable for industrial applications.

Both the 8XC196NP and 80C196NU support external memory interfacing, allowing designers to expand the system's capability by connecting additional ROM and RAM. This flexibility makes them appealing for developing complex systems, such as motor controls, industrial automation, and consumer electronics.

Another standout feature of these microcontrollers is their built-in debugging capabilities. Intel provided hardware and software tools that enabled developers to test and troubleshoot their applications effectively, reducing the development time and increasing reliability.

Overall, the Intel 8XC196NP and 80C196NU microcontrollers stand out for their dependability, versatility, and performance, contributing significantly to the evolution of embedded system design. Their legacy continues to influence modern microcontroller technology, ensuring their relevance in a wide array of applications today.