
www.ti.com
SRIO Registers
5.9RapidIO DEVICEID1 Register (DEVICEID_REG1)
The RapidIO DEVICEID1 register (DEVICEID_REG1) is shown in Figure 70 and described in Table 50.
Figure 70. RapidIO DEVICEID1 Register (DEVICEID_REG1) (Offset 0080h)
31 | 24 | 23 | 16 |
| Reserved |
| 8BNODEID |
|
| ||
15 |
|
| 0 |
| 16BNODEID |
| |
|
| ||
LEGEND: R/W = Read/Write; R = Read only; |
|
|
Table 50. RapidIO DEVICEID1 Register (DEVICEID_REG1) Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | Reserved | |
8BNODEID | This value is equal to the value of the RapidIO Base Device ID CSR. The CPU must | ||
|
|
| read the CSR value and set this register, so that outgoing packets contain the correct |
|
|
| SOURCEID value |
16BNODEID | This value is equal to the value of the RapidIO Base Device ID CSR. The CPU must | ||
|
|
| read the CSR value and set this register, so that outgoing packets contain the correct |
|
|
| SOURCEID value |
SPRUE13A | Serial RapidIO (SRIO) | 121 |
Submit Documentation Feedback |
|
|