
www.ti.com
SRIO Functional Description
Figure 35. BLK0_EN_STAT (Address 003Ch)
31 | 1 | 0 |
Reserved |
| EN_STAT |
| ||
LEGEND: R = Read, W = Write, |
|
|
Figure 36. BLK1_EN (Address 0040h)
31 | 1 | 0 |
Reserved |
| EN |
| ||
LEGEND: R = Read, W = Write, |
|
|
Figure 37. BLK1_EN_STAT (Address 0044h)
31 | 1 | 0 |
Reserved |
| EN_STAT |
| ||
LEGEND: R = Read, W = Write, |
|
|
∙
∙
∙
Figure 38. BLK8_EN (Address 0078h)
31 | 1 | 0 |
Reserved |
| EN |
| ||
LEGEND: R = Read, W = Write, |
|
|
Figure 39. BLK8_EN_STAT (Address 007Ch)
31 | 1 | 0 |
Reserved |
| EN_STAT |
| ||
LEGEND: R = Read, W = Write, |
|
|
Table 28. Block Enable and Block Enable Status Field Descriptions
Register(Bit) Field
Reserved
BLKn_EN(0) EN
Reserved
BLKn_EN_STAT(0) EN_STAT
Valu Description e
0 These
Block n enable
0Logical block n is to be reset with its clock off.
1 Logical block n is to be enabled with its clock running.
0 These
0 Logical block n is reset with its clock off.
1 Logical block n is enabled with its clock running.
SPRUE13A | Serial RapidIO (SRIO) | 73 |
Submit Documentation Feedback |
|
|