![](/images/new-backgrounds/1192952/192952313x1.webp)
www.ti.com
SRIO Registers
5.35 LSUn Control Register 2 (LSUn_REG2)
There are four of these registers, one for each LSU (see Table 91). LSUn_REG2 is shown in Figure 96 and described in Table 92. For additional programming see Section 2.3.3.
Table 91. LSUn_REG2 Registers and the Associated LSUs
Register | Address Offset | Associated LSU |
LSU1_REG2 | 0408h | LSU1 |
LSU2_REG2 | 0428h | LSU2 |
LSU3_REG2 | 0448h | LSU3 |
LSU4_REG2 | 0468h | LSU4 |
| Figure 96. LSUn Control Register 2 (LSUn_REG2) |
31 | 0 |
DSP_ADDRESS
LEGEND: R/W = Read/Write;
Table 92. LSUn Control Register 2 (LSUn_REG2) Field Descriptions
Bit | Field | Value | Description |
DSP_ADDRESS | 00000000h | ||
|
| to |
|
|
| FFFFFFFFh |
|
SPRUE13A | Serial RapidIO (SRIO) | 157 |
Submit Documentation Feedback |
|
|