Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320TCI648x Processing Element Logical Layer Control CSR Pellctl, Addressing

Models: TMS320TCI648x

1 256

Download 256 pages 4.34 Kb

Page 190

www.ti.com

SRIO Registers

5.59 Processing Element Logical Layer Control CSR (PE_LL_CTL)

The processing element logical layer control CSR (PE_LL_CTL) is shown in Figure 122 and described in Table 130.

Figure 122. Processing Element Logical Layer Control CSR (PE_LL_CTL) - Address Offset 104Ch

31			16
Reserved
R-0
15	3	2	0
			EXTENDED_
Reserved			ADDRESSING_
			CONTROL
R-0			R/W-001
LEGEND: R/W = Read/Write; R = Read only; -n= Value after reset

Table 130. Processing Element Logical Layer Control CSR (PE_LL_CTL) Field Descriptions

Bit	Field	Value	Description
31–3	Reserved	0	These read-only bits return 0s when read.
2–0	EXTENDED_ADDRESSING_CONTROL		Controls the number of address bits generated by the PE as a
			source and processed by the PE as the target of an operation. All
			other encodings reserved.
		001b	PE supports 34 bit addresses
		010b	PE supports 50 bit addresses
		100b	PE supports 66 bit addresses
		Other	Reserved

190

Serial RapidIO (SRIO)

SPRUE13A –September 2006

Submit Documentation Feedback

Image 190

Texas Instruments TMS320TCI648x manual Processing Element Logical Layer Control CSR Pellctl, Addressing

Contents

Users Guide Submit Documentation Feedback Contents Errrstevnticsr Port Link Maintenance Request CSR n SP n Lmreq List of Figures INTDSTnRATECNTL Interrupt Rate Control Register Transmit Cppi Supported Flow Mask Registers Port-Write-In Capture CSRs List of Tables PF16BCNTL Registers LSUnREG6 Registers and the Associated LSUs SP n Errdet Registers and the Associated Ports Read This First Trademarks General RapidIO System RapidIO Architectural HierarchyOverview Physical Layer 1x/4x LP-Serial Specification RapidIO Interconnect ArchitectureRapidIO Feature Support in Srio Features Supported in Srio PeripheralTI Devices Supported By This Document Features Not SupportedStandards External Devices Requirements TI Devices Supported By This DocumentRegisters Checked for Multicast DeviceID OverviewPeripheral Data Flow Registers Checked For Multicast DeviceIDSrio Packets Operation SequenceOperation Sequence Example Packet Streaming WriteControl Symbols 4x RapidIO Packet Data Stream Streaming-Write ClassPacket Types Srio PinsSrio Packet Type Ftype Ttype Packet TypeFunctional Operation Component Block DiagramPin Description Srio Component Block Diagram Enabling the PLL Serdes Macro and its ConfigurationsMPY Enpll Bit Field Value Description MPYFrequency Range versus MPY Value Line Rate versus PLL Output Clock FrequencyEffect of the Rate Bits Enabling the ReceiverLOS Align Term Invpair Rate Buswidth Enrx CDRBit Field LOS Enabling the Transmitter EQ BitsCFGRX22-19 Amplitude Reduction DE Bits of SERDESCFGTXnCNTLSwing DE BitsDirect I/O Operation Serdes Configuration ExampleSwing Bits of SERDESCFGTXnCNTL Swing BitsLSU Control/Command Register Fields LSU Register Field RapidIO Packet Header FieldLSU Register Field Function LSU Status Register FieldsBSY LSU Registers Timing Example Burst Nwriter Detailed Data Path DescriptionDirect I/O TX Operation Write TransactionsRead Transactions Segmentation Direct I/O RX OperationReset and Power Down State Message PassingRX Operation Cppi RX Scheme for RapidIOMessage Request Packet Mailbox to Queue Mapping Register H n Rxumaph n RX DMA State Completion Pointer CP Address Offset 680h-6BChMailbox to Queue Mapping Register L n Rxumapl n Bit Name DescriptionRX Buffer Descriptor Field Descriptions Field DescriptionDSP core uses this bit to reclaim buffers RX Cppi Mode Explanation Srio Functional Description Cppi Boundary Diagram TX OperationTX DMA State Completion Pointer CP Address Offset 58h-5BCh TX Buffer Descriptor Field DefinitionsTX Buffer Descriptor Field Definitions Field DescriptionSsize Srio Functional Description TXQUEUECNTL2 Address Offset 7E8h TXQUEUECNTL0 Address Offset 7E0hTXQUEUECNTL1 Address Offset 7E4h TXQUEUECNTL3 Address Offset 7EChTXQUEUECNTL111-8 TXQUEUECNTL13-0TXQUEUECNTL17-4 TXQUEUECNTL23-0TXQUEUECNTL37-4 TXQUEUECNTL33-0TXQUEUECNTL311-8 Reset and Power Down State RX Operation Message Passing Software RequirementsTX Operation Queue Mapping Initialization ExampleRX Buffer Descriptor RX Buffer Descriptors TX Buffer DescriptorStart Message Passing MaintenanceDoorbell Operation Reg # Examples of Doorbellinfo Designations See FigureInfo Field Segments Bit LSUnREG5Atomic Operations Congestion ControlDetailed Description Flowcntlid FL9 FL8 FL7 FL6 FL5 FL4 FL3 FL2 FL1 FL0Endianness FL9Translation for MMR space Endian Conversion TMS320TCI6482Bus Reset and Power DownReset Hierarchy Logical BlockReset and Power Down Summary Enable and Enable Status RegistersGlobal Enable and Global Enable Status Field Descriptions RegisterBit Field Block Enable and Block Enable Status Field DescriptionsEnstat Valu Description ePeripheral Control Register PCR Field Descriptions Software Shutdown DetailsEmulation Peren Soft FreeTX Buffers, Credit, and Packet Reordering Peripheral Control Register PCR Field DescriptionsMultiple Ports With 1x Operation Single Port With 1x or 4x Operation Unavailable Outbound CreditEnabling the Srio Peripheral Port Mode Register Settings13.2 PLL, Ports, Device ID and Data Rate Initializations Peripheral Initializations Set Device ID RegistersConfiguration and Operation Assert the Peren bit to enable logical layer data flowBootload Capability Read register to check portx1-4 OK bitDevice Wakeup Bootload Data MovementRX Multicast Support Enabling Multicast and Packet Forwarding Multicast DeviceID OperationDaisy Chain Operation and Packet Forwarding 16BITDEVIDUPBOUND 16BITDEVIDLOWBOUND8BITDEVIDUPBOUND OutboundPort 8BITDEVIDLOWBOUNDFor an LSU or the TXU For the MAU or the RXURxiodmaaccess MsgreqtimeoutPktrspnstimeout UnsolicitedrspnsCPU Interrupts General DescriptionInterrupt Condition Status and Clear Registers Interrupt Condition Status and Clear Bits Doorbell Interrupt Condition Status and Clear RegistersDoorbell 2 Interrupt Condition Status and Clear Registers Cppi Interrupt Condition Status and Clear RegistersRX Cppi Interrupt Condition Status and Clear Registers LSU Interrupt Condition Status and Clear RegistersLSU3 Bit Associated LSU Interrupt ConditionLSU4 LSU2ICC11 ICC10 ICC9 ICC8 ICS11 ICS10 ICS9 ICS8ICS2 ICS1 ICS0 ICC2 ICC1 ICC0Interrupt Function Interrupt Clearing Sequence for Special Event Interrupts1st Step Nd Step 3rd Step Doorbell Interrupt Condition Routing Registers Interrupt Condition Routing RegistersInterrupt Condition Routing Options Interrupt Function St Step Nd Step Rd StepICR3 ICR2 ICR1 ICR0 Cppi Interrupt Condition Routing RegistersICR7 ICR6 ICR5 ICR4 ICR15 ICR14 ICR13 ICR12TX Cppi Interrupt Condition Routing Registers LSU Interrupt Condition Routing RegistersICR31 ICR30 ICR29 ICR28 ICR23 ICR22 ICR21 ICR20ICR19 ICR18 ICR17 ICR16 ICR27 ICR26 ICR25 ICR24Interrupt Status Decode Registers ICR2 ICR1 ICR0Interrupt Status Decode Register INTDSTnDECODE Interrupt Generation Interrupt PacingInterrupt Handling INTDSTnRATECNTL Interrupt Rate Control Register101 Serial RapidIO Srio Registers IntroductionOffset Acronym Register Description Serial RapidIO Srio Registers Offset Acronym Register DescriptionINTDST5DECODE INTDST3DECODEINTDST4DECODE INTDST6DECODEQUEUE1TXDMAHDP QUEUE1RXDMACP QUEUE15RXDMAHDPQUEUE0RXDMACP QUEUE2RXDMACPRXUMAPL8 RXUMAPL7RXUMAPH7 RXUMAPH8RXUMAPL31 RXUMAPL30RXUMAPH30 RXUMAPH31SP1CTL SP1SILENCETIMER SpipdiscoverytimerSP0SILENCETIMER SP2SILENCETIMERType Peripheral Identification Register PIDPeripheral ID Register PID Field Descriptions Class REVPeripheral Control Register PCR HaltsPeripheral Settings Control Register Persetcntl Prescalerselect Enable Serdes PLL Peripheral Global Enable Register Gblen Peripheral Global Enable Register Gblen Field DescriptionsPeripheral Global Enable Status Register Gblenstat MMRs for the Srio peripheral Block n Enable Register BLKnEN Field Descriptions Block n Enable Register BLKnENBlock n Enable Registers and the Associated Blocks Register Address Offset Associated BlockBlock n Enable Status Register BLKnENSTAT Block n Enable Status Registers and the Associated Blocks8BNODEID RapidIO DEVICEID1 Register DEVICEIDREG1RapidIO DEVICEID1 Register DEVICEIDREG1 Field Descriptions 16BNODEIDRapidIO DEVICEID2 Register DEVICEIDREG2 RapidIO DEVICEID2 Register DEVICEIDREG2 Field DescriptionsPF16BCNTL Registers Register Address OffsetPacket Forwarding Register n for 8-Bit Device IDs PF8BCNTLn PF8BCNTL RegistersSERDESCFGRXnCNTL Registers and the Associated Ports Register Address Offset Associated PortVia a 50 pF capacitor to Vssa 127 SERDESCFGTX3CNTL SERDESCFGTXnCNTL Registers and the Associated PortsSwing Invpair Rate Buswidth Entx 129 Serdes Macro Configuration Register n SERDESCFGnCNTL SERDESCFGnCNTL Registers and the Associated Ports131 DOORBELLn Interrupt Condition Status Register DOORBELLnICSR Doorbell nICSR RegistersDOORBELLn Interrupt Condition Clear Register DOORBELLnICCR Doorbell nICCR RegistersRX Cppi Interrupt Status Register Rxcppiicsr RX Cppi Interrupt Clear Register Rxcppiiccr TX Cppi Interrupt Status Register Txcppiicsr TX Cppi Interrupt Clear Register Txcppiiccr LSU Interrupt Condition Status Register Lsuicsr ICS31139 140 LSU Interrupt Condition Clear Register Lsuiccr 31-17 Reserved These reserved bits return 0s when read Errrstevnticcr Field Descriptions Doorbell nICRR Registers Field Value Description= 0 to Eight interrupt destinations INTDST0-INTDST7 146 LSU Interrupt Condition Routing Registers LSUICRR0-LSUICRR3 LSU Interrupt Condition Routing Register Field Descriptions = 0 to 2, 8 to 11, Interrupt destinations INTDST0-INTDST7 Interrupt Status Decode Register INTDSTnDECODE DestinationTX buffer descriptor queue 4 bit 4 of Txcppiicsr ∙ Doorbell 0, bit 15 bit 15 of DOORBELL0ICSR ISD2 ISD3ISD1 INTDSTn Interrupt Rate Control Register INTDSTnRATECNTL CountdownvalueLSUn Control Register 0 LSUnREG0 Field Descriptions LSUn Control Register 0 LSUnREG0LSUnREG0 Registers and the Associated LSUs AddressmsbLSUnREG1 Registers and the Associated LSUs For packet type 8 maintenance packetLSUn Control Register 1 LSUnREG1 LSUn Control Register 1 LSUnREG1 Field DescriptionsLSUn Control Register 2 LSUnREG2 Field Descriptions LSUn Control Register 2 LSUnREG2LSUnREG2 Registers and the Associated LSUs DspaddressLSUn Control Register 3 LSUnREG3 Field Descriptions LSUn Control Register 3 LSUnREG3LSUnREG3 Registers and the Associated LSUs BytecountLSUnREG4 Registers and the Associated LSUs LSUn Control Register 4 LSUnREG4LSUn Control Register 4 LSUnREG4 Field Descriptions LSUnREG5 Registers and the Associated LSUs LSUn Control Register 5 LSUnREG5LSUn Control Register 5 LSUnREG5 Field Descriptions LSUn Control Register 6 LSUnREG6 Field Descriptions LSUn Control Register 6 LSUnREG6LSUnREG6 Registers and the Associated LSUs Completioncode BSYLSUn Congestion Control Flow Mask Register LSUnFLOWMASKS LSUnFLOWMASKS Registers and the Associated LSUsLSU n supports Flow 8 from table entry QUEUEnTXDMAHDP Registers RegisterQUEUEnTXDMACP Registers QUEUEnRXDMAHDP Registers QUEUEnRXDMACP Registers RxcpTransmit Queue Teardown Register Txqueueteardown Txcppiflowmasks Registers and the Associated TX Queues TX Queue n Flowmask Field Descriptions Queue n supports Flow 12 from table entry Receive Queue Teardown Register Rxqueueteardown Receive Cppi Control Register Rxcppicntl Receive Cppi Control Register Rxcppicntl Field DescriptionsTXQUEUECNTL2 Address Offset 07E8h TXQUEUECNTL0 Address Offset 07E0hTXQUEUECNTL1 Address Offset 07E4h TXQUEUECNTL3 Address Offset 07EChField Pair TXQUEUECNTL211-8 Mailbox to Queue Mapping Registers RXUMAPLn and RXUMAPHn 0890h Mapper For a multi-segment message LettermaskFor a single-segment message LetterQueueid SegmentmappingFlow Control Table Entry Register n FLOWCNTLn Flowcntl n RegistersDeviceidentity Devicevendoridentity Device Identity CAR DevidDevice Identity CAR Devid Field Descriptions DeviceidentityDevicerev Device Information CAR DevinfoDevice Information CAR Devinfo Field Descriptions 31-0Assyidentity Assyvendoridentity Assembly Identity CAR AsblyidAssembly Identity CAR Asblyid Field Descriptions AssyidentityExtendedfeaturesptr Assembly Information CAR AsblyinfoAssembly Information CAR Asblyinfo Field Descriptions AssyrevProcessing Element Features CAR Pefeat Processing Element Features CAR Pefeat Field DescriptionsSource and target of an operation. All PEs shall at minimum Source Operations CAR Srcop Source Operations CAR Srcop Field DescriptionsRead Write Streamwrite Writewith Datamess Doorbell Destination Operations CAR DestopDestination Operations CAR Destop Field Descriptions Resp Andswap AtomicAddressing Processing Element Logical Layer Control CSR PellctlExtendedaddressingcontrol Lcsba Local Configuration Space Base Address 0 CSR LclcfghbarBit Field Value Local Configuration Space Base Address 1 CSR Lclcfgbar Basedeviceid Base Device ID CSR BaseidBase Device ID CSR Baseid Field Descriptions LargebasedeviceidHost Base Device ID Lock CSR Hostbaseidlock HostbasedeviceidComponent Tag CSR Comptag Field Descriptions Component Tag CSR ComptagComponenttag Efptr Efid EfptrTimeoutvalue Port Link Timeout Control CSR Spltctl Field DescriptionsPort Link Time-Out Control CSR Spltctl Port Response Time-Out Control CSR Sprtctl Port General Control CSR Spgenctl Port General Control CSR Spgenctl Field DescriptionsSPnLMREQ Registers and the Associated Ports Port Link Maintenance Request CSR n SPnLMREQCommand SP2LMREQPort Link Maintenance Response CSR n SPnLMRESP SPnLMRESP Registers and the Associated PortsPort Local AckID Status CSR n SPnACKIDSTAT SPnACKIDSTAT Registers and the Associated PortsPort Error and Status CSR n SPnERRSTAT Field Descriptions Port Error and Status CSR n SPnERRSTATSPnERRSTAT Registers and the Associated Ports Inputerrorenc OutputerrorencOutputerrorstp InputerrorstpPortok PortuninitializedSPnCTL Registers and the Associated Ports Port Control CSR n SPnCTLPort Control CSR n SPnCTL Field Descriptions Inputportenable PortdisableOutputportenable ErrorcheckdisableRather than a parallel port Error Reporting Block Header Register Errrptbh Logical/Transport Layer Error Detect CSR Errdet RX I/O DMA access error Logical/Transport Layer Error Enable CSR Erren Unsupportedtransenable PktresptimeoutenableUnsolicitedrespenable RxcppisecurityenableLogical/Transport Layer High Address Capture CSR Haddrcapt ADDRESS6332ADDRESS313 Logical/Transport Layer Address Capture CSR AddrcaptXamsbs Msbsourceid Sourceid Logical/Transport Layer Device ID Capture CSR IdcaptMsbdestid Destid MsbdestidImpspecific Logical/Transport Layer Control Capture CSR CtrlcaptFtype Ttype Msginfo FtypeDeviceidmsb Port-Write Target Device ID CSR PwtgtidPort-Write Target Device ID CSR Pwtgtid Field Descriptions DeviceidPort Error Detect CSR n SPnERRDET Field Descriptions Port Error Detect CSR n SPnERRDETSPnERRDET Registers and the Associated Ports Linktimeout ProtocolerrorDelineationerror RcvdpktnotaccptPort Error Rate Enable CSR n SPnRATEEN Field Descriptions Port Error Rate Enable CSR n SPnRATEENSPnRATEEN Registers and the Associated Ports Linktimeouten ProtocolerrorenDelineationerroren PktunexpectedackidenPort n Attributes Error Capture CSR 0 SPnERRATTRCAPTDBG0 SPnERRATTRCAPTDBG0 Registers and the Associated PortsCase of a packet error Port n Error Capture CSR 1 SPnERRCAPTDBG1Description Case of a control-symbol error SPnERRCAPTDBG1 Registers and the Associated PortsPort n Error Capture CSR 2 SPnERRCAPTDBG2 SPnERRCAPTDBG2 Registers and the Associated PortsPort n Error Capture CSR 3 SPnERRCAPTDBG3 SPnERRCAPTDBG3 Registers and the Associated PortsPort n Error Capture CSR 4 SPnERRCAPTDBG4 SPnERRCAPTDBG4 Registers and the Associated PortsPort Error Rate CSR n SPnERRRATE Field Descriptions Port Error Rate CSR n SPnERRRATESPnERRRATE Registers and the Associated Ports Port Error Rate Threshold CSR n SPnERRTHRESH SPnERRTHRESH Registers and the Associated PortsDiscoverytimer PwtimerPort IP Mode CSR Spipmode Port IP Mode CSR Spipmode Field DescriptionsPwen RstenRstcs PwirqPort IP Prescaler Register Ipprescal Field Descriptions Port IP Prescaler Register IpprescalPrescale Port-Write-In Capture CSRs SPIPPWINCAPT0-3 Port-Write-In Capture CSR Field DescriptionsSPnRSTOPT Registers and the Associated Ports Port Reset Option CSR n SPnRSTOPTPort Reset Option CSR n SPnRSTOPT Field Descriptions PortidPort Control Independent Register n SPnCTLINDEP SPnCTLINDEP Registers and the Associated PortsIlltranserr SenddbgpktIlltransen MaxretryenSPnSILENCETIMER Registers and the Associated Ports Port Silence Timer n Register SPnSILENCETIMERSilencetimer Multevntcs SPnMULTEVNTCS Registers and the Associated PortsBit Field Value Description 31-0 STYPE0 PAR0 PAR1 STYPE1 CMD Csemb Port Control Symbol Transmit n Register SPnCSTXSPnCSTX Registers and the Associated Ports STYPE0Index Comptag Ctrlcapt Devinfo Pellctl Haddrcapt Lsuicsr 237 Pefeat 232 Srio Registers Rxcppicntl Rxcppiiccr Rxcppiicrr RXCPPIICRR2 Rxcppiicsr Broken link Degraded link Maximum retry error at port n Txqueueteardown Xoff Xon Important Notice