Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320TCI648x manual Overview

Models: TMS320TCI648x

1 256

Download 256 pages 4.34 Kb

Page 17

www.ti.com

Overview

Figure 1. RapidIO Architectural Hierarchy

Logicalspecification

Informationnecessaryfortheendpoint

toprocessthetransaction(i.e.,transaction

type,size,physicaladdress)

I/O

system

Message

passing

Globally

shared

memory

Future logical spec

Transportspecification

Informationtotransportpacketfromend

toendinthesystem(i.e.,routingaddress)

Common transport spec

Physicalspecification

Informationnecessarytomovepacket

betweentwophysicaldevices(i.e.,electrical

interface,flowcontrol)

8/16

LP-LVDS

1x/4x

LP serial

Future

physical

spec

Inter-

operability

specification

Compliance

checklist

SPRUE13A –September 2006

Serial RapidIO (SRIO)

17

Submit Documentation Feedback

Image 17

Texas Instruments TMS320TCI648x manual Overview

Contents

Users Guide Submit Documentation Feedback Contents Errrstevnticsr Port Link Maintenance Request CSR n SP n Lmreq List of Figures INTDSTnRATECNTL Interrupt Rate Control Register Transmit Cppi Supported Flow Mask Registers Port-Write-In Capture CSRs List of Tables PF16BCNTL Registers LSUnREG6 Registers and the Associated LSUs SP n Errdet Registers and the Associated Ports Read This First Trademarks RapidIO Architectural Hierarchy General RapidIO SystemOverview RapidIO Interconnect Architecture Physical Layer 1x/4x LP-Serial SpecificationFeatures Supported in Srio Peripheral RapidIO Feature Support in SrioStandards External Devices Requirements Features Not SupportedTI Devices Supported By This Document TI Devices Supported By This DocumentPeripheral Data Flow OverviewRegisters Checked for Multicast DeviceID Registers Checked For Multicast DeviceIDOperation Sequence Srio PacketsExample Packet Streaming Write Operation Sequence4x RapidIO Packet Data Stream Streaming-Write Class Control SymbolsSrio Packet Type Srio PinsPacket Types Ftype Ttype Packet TypePin Description Component Block DiagramFunctional Operation Srio Component Block Diagram MPY Enpll Serdes Macro and its ConfigurationsEnabling the PLL MPY Bit Field Value DescriptionEffect of the Rate Bits Line Rate versus PLL Output Clock FrequencyFrequency Range versus MPY Value Enabling the ReceiverBit Field CDRLOS Align Term Invpair Rate Buswidth Enrx LOS CFGRX22-19 EQ BitsEnabling the Transmitter Swing DE Bits of SERDESCFGTXnCNTLAmplitude Reduction DE BitsSwing Bits of SERDESCFGTXnCNTL Serdes Configuration ExampleDirect I/O Operation Swing BitsLSU Register Field RapidIO Packet Header Field LSU Control/Command Register FieldsBSY LSU Status Register FieldsLSU Register Field Function LSU Registers Timing Detailed Data Path Description Example Burst NwriterWrite Transactions Direct I/O TX OperationRead Transactions Direct I/O RX Operation SegmentationMessage Passing Reset and Power Down StateCppi RX Scheme for RapidIO RX OperationMessage Request Packet Mailbox to Queue Mapping Register L n Rxumapl n RX DMA State Completion Pointer CP Address Offset 680h-6BChMailbox to Queue Mapping Register H n Rxumaph n Bit Name DescriptionField Description RX Buffer Descriptor Field DescriptionsDSP core uses this bit to reclaim buffers RX Cppi Mode Explanation Srio Functional Description TX Operation Cppi Boundary DiagramTX Buffer Descriptor Field Definitions TX DMA State Completion Pointer CP Address Offset 58h-5BChField Description TX Buffer Descriptor Field DefinitionsSsize Srio Functional Description TXQUEUECNTL1 Address Offset 7E4h TXQUEUECNTL0 Address Offset 7E0hTXQUEUECNTL2 Address Offset 7E8h TXQUEUECNTL3 Address Offset 7EChTXQUEUECNTL17-4 TXQUEUECNTL13-0TXQUEUECNTL111-8 TXQUEUECNTL23-0TXQUEUECNTL311-8 TXQUEUECNTL33-0TXQUEUECNTL37-4 Reset and Power Down State TX Operation Message Passing Software RequirementsRX Operation RX Buffer Descriptor Initialization ExampleQueue Mapping TX Buffer Descriptor RX Buffer DescriptorsDoorbell Operation MaintenanceStart Message Passing Info Field Segments Examples of Doorbellinfo Designations See FigureReg # Bit LSUnREG5Congestion Control Atomic OperationsDetailed Description FL9 FL8 FL7 FL6 FL5 FL4 FL3 FL2 FL1 FL0 FlowcntlidFL9 EndiannessEndian Conversion TMS320TCI6482 Translation for MMR spaceReset Hierarchy Reset and Power DownBus Logical BlockEnable and Enable Status Registers Reset and Power Down SummaryGlobal Enable and Global Enable Status Field Descriptions Enstat Block Enable and Block Enable Status Field DescriptionsRegisterBit Field Valu Description eEmulation Software Shutdown DetailsPeripheral Control Register PCR Field Descriptions Peren Soft FreeMultiple Ports With 1x Operation Peripheral Control Register PCR Field DescriptionsTX Buffers, Credit, and Packet Reordering Unavailable Outbound Credit Single Port With 1x or 4x Operation13.2 PLL, Ports, Device ID and Data Rate Initializations Port Mode Register SettingsEnabling the Srio Peripheral Set Device ID Registers Peripheral InitializationsBootload Capability Assert the Peren bit to enable logical layer data flowConfiguration and Operation Read register to check portx1-4 OK bitRX Multicast Support Bootload Data MovementDevice Wakeup Daisy Chain Operation and Packet Forwarding Multicast DeviceID OperationEnabling Multicast and Packet Forwarding 16BITDEVIDUPBOUND 16BITDEVIDLOWBOUNDPort Outbound8BITDEVIDUPBOUND 8BITDEVIDLOWBOUNDFor the MAU or the RXU For an LSU or the TXUPktrspnstimeout MsgreqtimeoutRxiodmaaccess UnsolicitedrspnsGeneral Description CPU InterruptsInterrupt Condition Status and Clear Registers Doorbell Interrupt Condition Status and Clear Registers Interrupt Condition Status and Clear BitsCppi Interrupt Condition Status and Clear Registers Doorbell 2 Interrupt Condition Status and Clear RegistersLSU Interrupt Condition Status and Clear Registers RX Cppi Interrupt Condition Status and Clear RegistersLSU4 Bit Associated LSU Interrupt ConditionLSU3 LSU2ICS2 ICS1 ICS0 ICS11 ICS10 ICS9 ICS8ICC11 ICC10 ICC9 ICC8 ICC2 ICC1 ICC01st Step Nd Step 3rd Step Interrupt Clearing Sequence for Special Event InterruptsInterrupt Function Interrupt Condition Routing Options Interrupt Condition Routing RegistersDoorbell Interrupt Condition Routing Registers Interrupt Function St Step Nd Step Rd StepICR7 ICR6 ICR5 ICR4 Cppi Interrupt Condition Routing RegistersICR3 ICR2 ICR1 ICR0 ICR15 ICR14 ICR13 ICR12LSU Interrupt Condition Routing Registers TX Cppi Interrupt Condition Routing RegistersICR19 ICR18 ICR17 ICR16 ICR23 ICR22 ICR21 ICR20ICR31 ICR30 ICR29 ICR28 ICR27 ICR26 ICR25 ICR24ICR2 ICR1 ICR0 Interrupt Status Decode RegistersInterrupt Status Decode Register INTDSTnDECODE Interrupt Pacing Interrupt GenerationINTDSTnRATECNTL Interrupt Rate Control Register Interrupt Handling101 Offset Acronym Register Description IntroductionSerial RapidIO Srio Registers Offset Acronym Register Description Serial RapidIO Srio RegistersINTDST4DECODE INTDST3DECODEINTDST5DECODE INTDST6DECODEQUEUE1TXDMAHDP QUEUE0RXDMACP QUEUE15RXDMAHDPQUEUE1RXDMACP QUEUE2RXDMACPRXUMAPH7 RXUMAPL7RXUMAPL8 RXUMAPH8RXUMAPH30 RXUMAPL30RXUMAPL31 RXUMAPH31SP1CTL SP0SILENCETIMER SpipdiscoverytimerSP1SILENCETIMER SP2SILENCETIMERPeripheral ID Register PID Field Descriptions Peripheral Identification Register PIDType Class REVHalts Peripheral Control Register PCRPeripheral Settings Control Register Persetcntl Prescalerselect Enable Serdes PLL Peripheral Global Enable Register Gblen Field Descriptions Peripheral Global Enable Register GblenPeripheral Global Enable Status Register Gblenstat MMRs for the Srio peripheral Block n Enable Registers and the Associated Blocks Block n Enable Register BLKnENBlock n Enable Register BLKnEN Field Descriptions Register Address Offset Associated BlockBlock n Enable Status Registers and the Associated Blocks Block n Enable Status Register BLKnENSTATRapidIO DEVICEID1 Register DEVICEIDREG1 Field Descriptions RapidIO DEVICEID1 Register DEVICEIDREG18BNODEID 16BNODEIDRapidIO DEVICEID2 Register DEVICEIDREG2 Field Descriptions RapidIO DEVICEID2 Register DEVICEIDREG2Register Address Offset PF16BCNTL RegistersPF8BCNTL Registers Packet Forwarding Register n for 8-Bit Device IDs PF8BCNTLnRegister Address Offset Associated Port SERDESCFGRXnCNTL Registers and the Associated PortsVia a 50 pF capacitor to Vssa 127 Swing Invpair Rate Buswidth Entx SERDESCFGTXnCNTL Registers and the Associated PortsSERDESCFGTX3CNTL 129 SERDESCFGnCNTL Registers and the Associated Ports Serdes Macro Configuration Register n SERDESCFGnCNTL131 Doorbell nICSR Registers DOORBELLn Interrupt Condition Status Register DOORBELLnICSRDoorbell nICCR Registers DOORBELLn Interrupt Condition Clear Register DOORBELLnICCRRX Cppi Interrupt Status Register Rxcppiicsr RX Cppi Interrupt Clear Register Rxcppiiccr TX Cppi Interrupt Status Register Txcppiicsr TX Cppi Interrupt Clear Register Txcppiiccr ICS31 LSU Interrupt Condition Status Register Lsuicsr139 140 LSU Interrupt Condition Clear Register Lsuiccr 31-17 Reserved These reserved bits return 0s when read Errrstevnticcr Field Descriptions Field Value Description Doorbell nICRR Registers= 0 to Eight interrupt destinations INTDST0-INTDST7 146 LSU Interrupt Condition Routing Registers LSUICRR0-LSUICRR3 LSU Interrupt Condition Routing Register Field Descriptions = 0 to 2, 8 to 11, Interrupt destinations INTDST0-INTDST7 Destination Interrupt Status Decode Register INTDSTnDECODETX buffer descriptor queue 4 bit 4 of Txcppiicsr ∙ Doorbell 0, bit 15 bit 15 of DOORBELL0ICSR ISD1 ISD3ISD2 Countdownvalue INTDSTn Interrupt Rate Control Register INTDSTnRATECNTLLSUnREG0 Registers and the Associated LSUs LSUn Control Register 0 LSUnREG0LSUn Control Register 0 LSUnREG0 Field Descriptions AddressmsbLSUn Control Register 1 LSUnREG1 For packet type 8 maintenance packetLSUnREG1 Registers and the Associated LSUs LSUn Control Register 1 LSUnREG1 Field DescriptionsLSUnREG2 Registers and the Associated LSUs LSUn Control Register 2 LSUnREG2LSUn Control Register 2 LSUnREG2 Field Descriptions DspaddressLSUnREG3 Registers and the Associated LSUs LSUn Control Register 3 LSUnREG3LSUn Control Register 3 LSUnREG3 Field Descriptions BytecountLSUn Control Register 4 LSUnREG4 Field Descriptions LSUn Control Register 4 LSUnREG4LSUnREG4 Registers and the Associated LSUs LSUn Control Register 5 LSUnREG5 Field Descriptions LSUn Control Register 5 LSUnREG5LSUnREG5 Registers and the Associated LSUs LSUnREG6 Registers and the Associated LSUs LSUn Control Register 6 LSUnREG6LSUn Control Register 6 LSUnREG6 Field Descriptions Completioncode BSYLSUnFLOWMASKS Registers and the Associated LSUs LSUn Congestion Control Flow Mask Register LSUnFLOWMASKSLSU n supports Flow 8 from table entry Register QUEUEnTXDMAHDP RegistersQUEUEnTXDMACP Registers QUEUEnRXDMAHDP Registers Rxcp QUEUEnRXDMACP RegistersTransmit Queue Teardown Register Txqueueteardown Txcppiflowmasks Registers and the Associated TX Queues TX Queue n Flowmask Field Descriptions Queue n supports Flow 12 from table entry Receive Queue Teardown Register Rxqueueteardown Receive Cppi Control Register Rxcppicntl Field Descriptions Receive Cppi Control Register RxcppicntlTXQUEUECNTL1 Address Offset 07E4h TXQUEUECNTL0 Address Offset 07E0hTXQUEUECNTL2 Address Offset 07E8h TXQUEUECNTL3 Address Offset 07EChField Pair TXQUEUECNTL211-8 Mailbox to Queue Mapping Registers RXUMAPLn and RXUMAPHn 0890h Mapper For a single-segment message LettermaskFor a multi-segment message LetterSegmentmapping QueueidFlowcntl n Registers Flow Control Table Entry Register n FLOWCNTLnDevice Identity CAR Devid Field Descriptions Device Identity CAR DevidDeviceidentity Devicevendoridentity DeviceidentityDevice Information CAR Devinfo Field Descriptions Device Information CAR DevinfoDevicerev 31-0Assembly Identity CAR Asblyid Field Descriptions Assembly Identity CAR AsblyidAssyidentity Assyvendoridentity AssyidentityAssembly Information CAR Asblyinfo Field Descriptions Assembly Information CAR AsblyinfoExtendedfeaturesptr AssyrevProcessing Element Features CAR Pefeat Field Descriptions Processing Element Features CAR PefeatSource and target of an operation. All PEs shall at minimum Source Operations CAR Srcop Field Descriptions Source Operations CAR SrcopDestination Operations CAR Destop Field Descriptions Destination Operations CAR DestopRead Write Streamwrite Writewith Datamess Doorbell Resp Andswap AtomicExtendedaddressingcontrol Processing Element Logical Layer Control CSR PellctlAddressing Bit Field Value Local Configuration Space Base Address 0 CSR LclcfghbarLcsba Local Configuration Space Base Address 1 CSR Lclcfgbar Base Device ID CSR Baseid Field Descriptions Base Device ID CSR BaseidBasedeviceid LargebasedeviceidHostbasedeviceid Host Base Device ID Lock CSR HostbaseidlockComponenttag Component Tag CSR ComptagComponent Tag CSR Comptag Field Descriptions Efptr Efptr EfidPort Link Time-Out Control CSR Spltctl Port Link Timeout Control CSR Spltctl Field DescriptionsTimeoutvalue Port Response Time-Out Control CSR Sprtctl Port General Control CSR Spgenctl Field Descriptions Port General Control CSR SpgenctlCommand Port Link Maintenance Request CSR n SPnLMREQSPnLMREQ Registers and the Associated Ports SP2LMREQSPnLMRESP Registers and the Associated Ports Port Link Maintenance Response CSR n SPnLMRESPSPnACKIDSTAT Registers and the Associated Ports Port Local AckID Status CSR n SPnACKIDSTATSPnERRSTAT Registers and the Associated Ports Port Error and Status CSR n SPnERRSTATPort Error and Status CSR n SPnERRSTAT Field Descriptions Outputerrorstp OutputerrorencInputerrorenc InputerrorstpPortuninitialized PortokPort Control CSR n SPnCTL Field Descriptions Port Control CSR n SPnCTLSPnCTL Registers and the Associated Ports Outputportenable PortdisableInputportenable ErrorcheckdisableRather than a parallel port Error Reporting Block Header Register Errrptbh Logical/Transport Layer Error Detect CSR Errdet RX I/O DMA access error Logical/Transport Layer Error Enable CSR Erren Unsolicitedrespenable PktresptimeoutenableUnsupportedtransenable RxcppisecurityenableADDRESS6332 Logical/Transport Layer High Address Capture CSR HaddrcaptXamsbs Logical/Transport Layer Address Capture CSR AddrcaptADDRESS313 Msbdestid Destid Logical/Transport Layer Device ID Capture CSR IdcaptMsbsourceid Sourceid MsbdestidFtype Ttype Msginfo Logical/Transport Layer Control Capture CSR CtrlcaptImpspecific FtypePort-Write Target Device ID CSR Pwtgtid Field Descriptions Port-Write Target Device ID CSR PwtgtidDeviceidmsb DeviceidSPnERRDET Registers and the Associated Ports Port Error Detect CSR n SPnERRDETPort Error Detect CSR n SPnERRDET Field Descriptions Delineationerror ProtocolerrorLinktimeout RcvdpktnotaccptSPnRATEEN Registers and the Associated Ports Port Error Rate Enable CSR n SPnRATEENPort Error Rate Enable CSR n SPnRATEEN Field Descriptions Delineationerroren ProtocolerrorenLinktimeouten PktunexpectedackidenSPnERRATTRCAPTDBG0 Registers and the Associated Ports Port n Attributes Error Capture CSR 0 SPnERRATTRCAPTDBG0Description Case of a control-symbol error Port n Error Capture CSR 1 SPnERRCAPTDBG1Case of a packet error SPnERRCAPTDBG1 Registers and the Associated PortsSPnERRCAPTDBG2 Registers and the Associated Ports Port n Error Capture CSR 2 SPnERRCAPTDBG2SPnERRCAPTDBG3 Registers and the Associated Ports Port n Error Capture CSR 3 SPnERRCAPTDBG3SPnERRCAPTDBG4 Registers and the Associated Ports Port n Error Capture CSR 4 SPnERRCAPTDBG4SPnERRRATE Registers and the Associated Ports Port Error Rate CSR n SPnERRRATEPort Error Rate CSR n SPnERRRATE Field Descriptions SPnERRTHRESH Registers and the Associated Ports Port Error Rate Threshold CSR n SPnERRTHRESHPwtimer DiscoverytimerPort IP Mode CSR Spipmode Field Descriptions Port IP Mode CSR SpipmodeRstcs RstenPwen PwirqPrescale Port IP Prescaler Register IpprescalPort IP Prescaler Register Ipprescal Field Descriptions Port-Write-In Capture CSR Field Descriptions Port-Write-In Capture CSRs SPIPPWINCAPT0-3Port Reset Option CSR n SPnRSTOPT Field Descriptions Port Reset Option CSR n SPnRSTOPTSPnRSTOPT Registers and the Associated Ports PortidSPnCTLINDEP Registers and the Associated Ports Port Control Independent Register n SPnCTLINDEPIlltransen SenddbgpktIlltranserr MaxretryenSilencetimer Port Silence Timer n Register SPnSILENCETIMERSPnSILENCETIMER Registers and the Associated Ports Bit Field Value Description 31-0 SPnMULTEVNTCS Registers and the Associated PortsMultevntcs SPnCSTX Registers and the Associated Ports Port Control Symbol Transmit n Register SPnCSTXSTYPE0 PAR0 PAR1 STYPE1 CMD Csemb STYPE0Index Comptag Ctrlcapt Devinfo Pellctl Haddrcapt Lsuicsr 237 Pefeat 232 Srio Registers Rxcppicntl Rxcppiiccr Rxcppiicrr RXCPPIICRR2 Rxcppiicsr Broken link Degraded link Maximum retry error at port n Txqueueteardown Xoff Xon Important Notice