
www.ti.com
SRIO Registers
5.26DOORBELLn Interrupt Condition Routing Registers (DOORBELLn_ICRR and DOORBELLn_ICRR2)
When doorbell packets are received by the SRIO peripheral, these ICRRs route doorbell interrupt requests from the associated doorbell ICSR to
| Table 77. DOORBELLn_ICRR Registers |
Register | Address Offset |
DOORBELL0_ICRR | 0280h |
DOORBELL0_ICRR2 | 0284h |
DOORBELL1_ICRR | 0290h |
DOORBELL1_ICRR2 | 0294h |
DOORBELL2_ICRR | 02A0h |
DOORBELL2_ICRR2 | 02A4h |
DOORBELL3_ICRR | 02B0h |
DOORBELL3_ICRR3 | 02B4h |
Figure 87. Doorbell n Interrupt Condition Routing Registers
Doorbell n Interrupt Condition Routing Register (DOORBELLn_ICRR) |
|
|
| ||||
31 | 28 | 27 | 24 | 23 | 20 | 19 | 16 |
ICR7 |
| ICR6 |
| ICR5 |
|
| ICR4 |
|
|
|
| ||||
15 | 12 | 11 | 8 | 7 | 4 | 3 | 0 |
ICR3 |
| ICR2 |
| ICR1 |
|
| ICR0 |
|
|
|
| ||||
Doorbell n Interrupt Condition Routing Register 2 (DOORBELLn_ICRR2) |
|
|
| ||||
31 | 28 | 27 | 24 | 23 | 20 | 19 | 16 |
ICR15 |
| ICR14 |
| ICR13 |
|
| ICR12 |
|
|
|
| ||||
15 | 12 | 11 | 8 | 7 | 4 | 3 | 0 |
ICR11 |
| ICR10 |
| ICR9 |
|
| ICR8 |
|
|
|
|
LEGEND: R/W = Read/Write;
Table 78. DOORBELLn Interrupt Condition Routing Register Field Descriptions
Field | Value | Description |
ICRx |
| Interrupt condition routing. Routes the interrupt request from doorbell n, bit x to one of eight |
(x = 0 to 15) | interrupt destinations | |
|
| ICR6 = 0010b in DOORBELL2_ICRR, the interrupt request from doorbell 2, bit 6 is sent to interrupt |
|
| destination 2. |
| 0000b | INTDST0 |
| 0001b | INTDST1 |
| 0010b | INTDST2 |
| 0011b | INTDST3 |
| 0100b | INTDST4 |
| 0101b | INTDST5 |
| 0110b | INTDST6 |
| 0111b | INTDST7 |
| 1xxxb | Reserved |
144 | Serial RapidIO (SRIO) | SPRUE13A |