![](/images/new-backgrounds/1192952/192952125x1.webp)
www.ti.com
SRIO Functional Description
Figure 25. TX Buffer Descriptors
Descriptor
Buffer
Descriptor
Buffer
TXqueueheaddescriptor
pointer
Start Message Passing
= | (int | )RX_DESCP0_0 | ; | |
= | (int | )TX_DESCP0_0 | ; |
Port TXDMA
state
2.3.5Maintenance
The type 8 MAINTENANCE packet format accesses the RapidIO capability registers (CARs), command and status registers (CSRs), and data structures. Unlike other request formats, the type 8 packet format serves as both the request and the response format for maintenance operations. Type 8 packets contain no addresses and only contain data payloads for write requests and read responses. All configuration register read accesses are word
The wrsize field specifies the maximum size of the data payload for multiple
The maintenance
CSL_FMK( SRIO_LSU1_REG0_RAPIDIO_ADDRESS_MSB,0 ); |
| ||
CSL_FMK( SRIO_LSU1_REG1_ADDRESS_LSB_CONFIG_OFFSET, (int )car_csr ); | |||
CSL_FMK( SRIO_LSU1_REG2_DSP_ADDRESS, (int )&xmtBuff[0]); | |||
CSL_FMK( SRIO_LSU1_REG3_BYTE_COUNT,byte_count ); |
| ||
CSL_FMK( SRIO_LSU1_REG4_OUTPORTID,0 ) |
| ||
| CSL_FMK( SRIO_LSU1_REG4_PRIORITY,0 ) |
| |
| CSL_FMK( SRIO_LSU1_REG4_XAMSB,0 ) | //no extended address | |
| CSL_FMK( SRIO_LSU1_REG4_ID_SIZE,1 ) |
| |
| CSL_FMK( SRIO_LSU1_REG4_DESTID,0xBEEF ) |
| |
| CSL_FMK( SRIO_LSU1_REG4_INTERRUPT_REQ,0 ); |
|
|
| CSL_FMK( SRIO_LSU1_REG5_DRBLL_INFO,0x0000 ) |
| |
| CSL_FMK( SRIO_LSU1_REG5_HOP_COUNT,0x03 ) |
| |
| CSL_FMK( SRIO_LSU1_REG5_PACKET_TYPE,type ); | //type = REQ_MAINT_RD |
2.3.6Doorbell Operation
The doorbell operation is shown in Figure 26. It consists of the DOORBELL and RESPONSE transactions (typically a DONE response), and it is used by a processing element to send a very short message to another processing element through the interconnect fabric. The DOORBELL transaction contains the info field to hold information and does not have a data payload. This field is
SPRUE13A | Serial RapidIO (SRIO) | 63 |