Manuals
/
Texas Instruments
/
Computer Equipment
/
Network Card
Texas Instruments
TMS320TCI648x
manual
Xoff Xon
Models:
TMS320TCI648x
1
255
256
256
Download
256 pages
4.34 Kb
249
250
251
252
253
254
255
256
Component Block Diagram
Outputerrorenc
Spipdiscoverytimer
Control Symbols
Maintenance
Serdes Configuration Example
Reset and Power Down State
Rxiodmaaccess
Command
Srio Pins
Page 255
Image 255
SRIO Registers
Xoff
65
Xon
65
SPRUE13A
–September
2006
Index
255
Submit Documentation Feedback
Page 254
Page 256
Page 255
Image 255
Page 254
Page 256
Contents
Users Guide
Submit Documentation Feedback
Contents
Errrstevnticsr
Port Link Maintenance Request CSR n SP n Lmreq
List of Figures
INTDSTnRATECNTL Interrupt Rate Control Register
Transmit Cppi Supported Flow Mask Registers
Port-Write-In Capture CSRs
List of Tables
PF16BCNTL Registers
LSUnREG6 Registers and the Associated LSUs
SP n Errdet Registers and the Associated Ports
Read This First
Trademarks
RapidIO Architectural Hierarchy
General RapidIO System
Overview
RapidIO Interconnect Architecture
Physical Layer 1x/4x LP-Serial Specification
Features Supported in Srio Peripheral
RapidIO Feature Support in Srio
TI Devices Supported By This Document
Features Not Supported
Standards External Devices Requirements
TI Devices Supported By This Document
Registers Checked For Multicast DeviceID
Overview
Peripheral Data Flow
Registers Checked for Multicast DeviceID
Operation Sequence
Srio Packets
Example Packet Streaming Write
Operation Sequence
4x RapidIO Packet Data Stream Streaming-Write Class
Control Symbols
Ftype Ttype Packet Type
Srio Pins
Srio Packet Type
Packet Types
Component Block Diagram
Functional Operation
Pin Description
Srio Component Block Diagram
Serdes Macro and its Configurations
Enabling the PLL
MPY Enpll
MPY
Bit Field Value Description
Enabling the Receiver
Line Rate versus PLL Output Clock Frequency
Effect of the Rate Bits
Frequency Range versus MPY Value
CDR
LOS Align Term Invpair Rate Buswidth Enrx
Bit Field
LOS
EQ Bits
Enabling the Transmitter
CFGRX22-19
DE Bits
DE Bits of SERDESCFGTXnCNTL
Swing
Amplitude Reduction
Swing Bits
Serdes Configuration Example
Swing Bits of SERDESCFGTXnCNTL
Direct I/O Operation
LSU Register Field RapidIO Packet Header Field
LSU Control/Command Register Fields
LSU Status Register Fields
LSU Register Field Function
BSY
LSU Registers Timing
Detailed Data Path Description
Example Burst Nwriter
Write Transactions
Direct I/O TX Operation
Read Transactions
Direct I/O RX Operation
Segmentation
Message Passing
Reset and Power Down State
Cppi RX Scheme for RapidIO
RX Operation
Message Request Packet
Bit Name Description
RX DMA State Completion Pointer CP Address Offset 680h-6BCh
Mailbox to Queue Mapping Register L n Rxumapl n
Mailbox to Queue Mapping Register H n Rxumaph n
Field Description
RX Buffer Descriptor Field Descriptions
DSP core uses this bit to reclaim buffers
RX Cppi Mode Explanation
Srio Functional Description
TX Operation
Cppi Boundary Diagram
TX Buffer Descriptor Field Definitions
TX DMA State Completion Pointer CP Address Offset 58h-5BCh
Field Description
TX Buffer Descriptor Field Definitions
Ssize
Srio Functional Description
TXQUEUECNTL3 Address Offset 7ECh
TXQUEUECNTL0 Address Offset 7E0h
TXQUEUECNTL1 Address Offset 7E4h
TXQUEUECNTL2 Address Offset 7E8h
TXQUEUECNTL23-0
TXQUEUECNTL13-0
TXQUEUECNTL17-4
TXQUEUECNTL111-8
TXQUEUECNTL33-0
TXQUEUECNTL37-4
TXQUEUECNTL311-8
Reset and Power Down State
Message Passing Software Requirements
RX Operation
TX Operation
Initialization Example
Queue Mapping
RX Buffer Descriptor
TX Buffer Descriptor
RX Buffer Descriptors
Maintenance
Start Message Passing
Doorbell Operation
Bit LSUnREG5
Examples of Doorbellinfo Designations See Figure
Info Field Segments
Reg #
Congestion Control
Atomic Operations
Detailed Description
FL9 FL8 FL7 FL6 FL5 FL4 FL3 FL2 FL1 FL0
Flowcntlid
FL9
Endianness
Endian Conversion TMS320TCI6482
Translation for MMR space
Logical Block
Reset and Power Down
Reset Hierarchy
Bus
Enable and Enable Status Registers
Reset and Power Down Summary
Global Enable and Global Enable Status Field Descriptions
Valu Description e
Block Enable and Block Enable Status Field Descriptions
Enstat
RegisterBit Field
Peren Soft Free
Software Shutdown Details
Emulation
Peripheral Control Register PCR Field Descriptions
Peripheral Control Register PCR Field Descriptions
TX Buffers, Credit, and Packet Reordering
Multiple Ports With 1x Operation
Unavailable Outbound Credit
Single Port With 1x or 4x Operation
Port Mode Register Settings
Enabling the Srio Peripheral
13.2 PLL, Ports, Device ID and Data Rate Initializations
Set Device ID Registers
Peripheral Initializations
Read register to check portx1-4 OK bit
Assert the Peren bit to enable logical layer data flow
Bootload Capability
Configuration and Operation
Bootload Data Movement
Device Wakeup
RX Multicast Support
16BITDEVIDUPBOUND 16BITDEVIDLOWBOUND
Multicast DeviceID Operation
Daisy Chain Operation and Packet Forwarding
Enabling Multicast and Packet Forwarding
8BITDEVIDLOWBOUND
Outbound
Port
8BITDEVIDUPBOUND
For the MAU or the RXU
For an LSU or the TXU
Unsolicitedrspns
Msgreqtimeout
Pktrspnstimeout
Rxiodmaaccess
General Description
CPU Interrupts
Interrupt Condition Status and Clear Registers
Doorbell Interrupt Condition Status and Clear Registers
Interrupt Condition Status and Clear Bits
Cppi Interrupt Condition Status and Clear Registers
Doorbell 2 Interrupt Condition Status and Clear Registers
LSU Interrupt Condition Status and Clear Registers
RX Cppi Interrupt Condition Status and Clear Registers
LSU2
Bit Associated LSU Interrupt Condition
LSU4
LSU3
ICC2 ICC1 ICC0
ICS11 ICS10 ICS9 ICS8
ICS2 ICS1 ICS0
ICC11 ICC10 ICC9 ICC8
Interrupt Clearing Sequence for Special Event Interrupts
Interrupt Function
1st Step Nd Step 3rd Step
Interrupt Function St Step Nd Step Rd Step
Interrupt Condition Routing Registers
Interrupt Condition Routing Options
Doorbell Interrupt Condition Routing Registers
ICR15 ICR14 ICR13 ICR12
Cppi Interrupt Condition Routing Registers
ICR7 ICR6 ICR5 ICR4
ICR3 ICR2 ICR1 ICR0
LSU Interrupt Condition Routing Registers
TX Cppi Interrupt Condition Routing Registers
ICR27 ICR26 ICR25 ICR24
ICR23 ICR22 ICR21 ICR20
ICR19 ICR18 ICR17 ICR16
ICR31 ICR30 ICR29 ICR28
ICR2 ICR1 ICR0
Interrupt Status Decode Registers
Interrupt Status Decode Register INTDSTnDECODE
Interrupt Pacing
Interrupt Generation
INTDSTnRATECNTL Interrupt Rate Control Register
Interrupt Handling
101
Introduction
Serial RapidIO Srio Registers
Offset Acronym Register Description
Offset Acronym Register Description
Serial RapidIO Srio Registers
INTDST6DECODE
INTDST3DECODE
INTDST4DECODE
INTDST5DECODE
QUEUE1TXDMAHDP
QUEUE2RXDMACP
QUEUE15RXDMAHDP
QUEUE0RXDMACP
QUEUE1RXDMACP
RXUMAPH8
RXUMAPL7
RXUMAPH7
RXUMAPL8
RXUMAPH31
RXUMAPL30
RXUMAPH30
RXUMAPL31
SP1CTL
SP2SILENCETIMER
Spipdiscoverytimer
SP0SILENCETIMER
SP1SILENCETIMER
Class REV
Peripheral Identification Register PID
Peripheral ID Register PID Field Descriptions
Type
Halts
Peripheral Control Register PCR
Peripheral Settings Control Register Persetcntl
Prescalerselect
Enable Serdes PLL
Peripheral Global Enable Register Gblen Field Descriptions
Peripheral Global Enable Register Gblen
Peripheral Global Enable Status Register Gblenstat
MMRs for the Srio peripheral
Register Address Offset Associated Block
Block n Enable Register BLKnEN
Block n Enable Registers and the Associated Blocks
Block n Enable Register BLKnEN Field Descriptions
Block n Enable Status Registers and the Associated Blocks
Block n Enable Status Register BLKnENSTAT
16BNODEID
RapidIO DEVICEID1 Register DEVICEIDREG1
RapidIO DEVICEID1 Register DEVICEIDREG1 Field Descriptions
8BNODEID
RapidIO DEVICEID2 Register DEVICEIDREG2 Field Descriptions
RapidIO DEVICEID2 Register DEVICEIDREG2
Register Address Offset
PF16BCNTL Registers
PF8BCNTL Registers
Packet Forwarding Register n for 8-Bit Device IDs PF8BCNTLn
Register Address Offset Associated Port
SERDESCFGRXnCNTL Registers and the Associated Ports
Via a 50 pF capacitor to Vssa
127
SERDESCFGTXnCNTL Registers and the Associated Ports
SERDESCFGTX3CNTL
Swing Invpair Rate Buswidth Entx
129
SERDESCFGnCNTL Registers and the Associated Ports
Serdes Macro Configuration Register n SERDESCFGnCNTL
131
Doorbell nICSR Registers
DOORBELLn Interrupt Condition Status Register DOORBELLnICSR
Doorbell nICCR Registers
DOORBELLn Interrupt Condition Clear Register DOORBELLnICCR
RX Cppi Interrupt Status Register Rxcppiicsr
RX Cppi Interrupt Clear Register Rxcppiiccr
TX Cppi Interrupt Status Register Txcppiicsr
TX Cppi Interrupt Clear Register Txcppiiccr
ICS31
LSU Interrupt Condition Status Register Lsuicsr
139
140
LSU Interrupt Condition Clear Register Lsuiccr
31-17 Reserved These reserved bits return 0s when read
Errrstevnticcr Field Descriptions
Field Value Description
Doorbell nICRR Registers
= 0 to Eight interrupt destinations INTDST0-INTDST7
146
LSU Interrupt Condition Routing Registers LSUICRR0-LSUICRR3
LSU Interrupt Condition Routing Register Field Descriptions
= 0 to 2, 8 to 11, Interrupt destinations INTDST0-INTDST7
Destination
Interrupt Status Decode Register INTDSTnDECODE
TX buffer descriptor queue 4 bit 4 of Txcppiicsr
∙ Doorbell 0, bit 15 bit 15 of DOORBELL0ICSR
ISD3
ISD2
ISD1
Countdownvalue
INTDSTn Interrupt Rate Control Register INTDSTnRATECNTL
Addressmsb
LSUn Control Register 0 LSUnREG0
LSUnREG0 Registers and the Associated LSUs
LSUn Control Register 0 LSUnREG0 Field Descriptions
LSUn Control Register 1 LSUnREG1 Field Descriptions
For packet type 8 maintenance packet
LSUn Control Register 1 LSUnREG1
LSUnREG1 Registers and the Associated LSUs
Dspaddress
LSUn Control Register 2 LSUnREG2
LSUnREG2 Registers and the Associated LSUs
LSUn Control Register 2 LSUnREG2 Field Descriptions
Bytecount
LSUn Control Register 3 LSUnREG3
LSUnREG3 Registers and the Associated LSUs
LSUn Control Register 3 LSUnREG3 Field Descriptions
LSUn Control Register 4 LSUnREG4
LSUnREG4 Registers and the Associated LSUs
LSUn Control Register 4 LSUnREG4 Field Descriptions
LSUn Control Register 5 LSUnREG5
LSUnREG5 Registers and the Associated LSUs
LSUn Control Register 5 LSUnREG5 Field Descriptions
Completioncode BSY
LSUn Control Register 6 LSUnREG6
LSUnREG6 Registers and the Associated LSUs
LSUn Control Register 6 LSUnREG6 Field Descriptions
LSUnFLOWMASKS Registers and the Associated LSUs
LSUn Congestion Control Flow Mask Register LSUnFLOWMASKS
LSU n supports Flow 8 from table entry
Register
QUEUEnTXDMAHDP Registers
QUEUEnTXDMACP Registers
QUEUEnRXDMAHDP Registers
Rxcp
QUEUEnRXDMACP Registers
Transmit Queue Teardown Register Txqueueteardown
Txcppiflowmasks Registers and the Associated TX Queues
TX Queue n Flowmask Field Descriptions
Queue n supports Flow 12 from table entry
Receive Queue Teardown Register Rxqueueteardown
Receive Cppi Control Register Rxcppicntl Field Descriptions
Receive Cppi Control Register Rxcppicntl
TXQUEUECNTL3 Address Offset 07ECh
TXQUEUECNTL0 Address Offset 07E0h
TXQUEUECNTL1 Address Offset 07E4h
TXQUEUECNTL2 Address Offset 07E8h
Field Pair
TXQUEUECNTL211-8
Mailbox to Queue Mapping Registers RXUMAPLn and RXUMAPHn
0890h Mapper
Letter
Lettermask
For a single-segment message
For a multi-segment message
Segmentmapping
Queueid
Flowcntl n Registers
Flow Control Table Entry Register n FLOWCNTLn
Deviceidentity
Device Identity CAR Devid
Device Identity CAR Devid Field Descriptions
Deviceidentity Devicevendoridentity
31-0
Device Information CAR Devinfo
Device Information CAR Devinfo Field Descriptions
Devicerev
Assyidentity
Assembly Identity CAR Asblyid
Assembly Identity CAR Asblyid Field Descriptions
Assyidentity Assyvendoridentity
Assyrev
Assembly Information CAR Asblyinfo
Assembly Information CAR Asblyinfo Field Descriptions
Extendedfeaturesptr
Processing Element Features CAR Pefeat Field Descriptions
Processing Element Features CAR Pefeat
Source and target of an operation. All PEs shall at minimum
Source Operations CAR Srcop Field Descriptions
Source Operations CAR Srcop
Resp Andswap Atomic
Destination Operations CAR Destop
Destination Operations CAR Destop Field Descriptions
Read Write Streamwrite Writewith Datamess Doorbell
Processing Element Logical Layer Control CSR Pellctl
Addressing
Extendedaddressingcontrol
Local Configuration Space Base Address 0 CSR Lclcfghbar
Lcsba
Bit Field Value
Local Configuration Space Base Address 1 CSR Lclcfgbar
Largebasedeviceid
Base Device ID CSR Baseid
Base Device ID CSR Baseid Field Descriptions
Basedeviceid
Hostbasedeviceid
Host Base Device ID Lock CSR Hostbaseidlock
Component Tag CSR Comptag
Component Tag CSR Comptag Field Descriptions
Componenttag
Efptr
Efptr Efid
Port Link Timeout Control CSR Spltctl Field Descriptions
Timeoutvalue
Port Link Time-Out Control CSR Spltctl
Port Response Time-Out Control CSR Sprtctl
Port General Control CSR Spgenctl Field Descriptions
Port General Control CSR Spgenctl
SP2LMREQ
Port Link Maintenance Request CSR n SPnLMREQ
Command
SPnLMREQ Registers and the Associated Ports
SPnLMRESP Registers and the Associated Ports
Port Link Maintenance Response CSR n SPnLMRESP
SPnACKIDSTAT Registers and the Associated Ports
Port Local AckID Status CSR n SPnACKIDSTAT
Port Error and Status CSR n SPnERRSTAT
Port Error and Status CSR n SPnERRSTAT Field Descriptions
SPnERRSTAT Registers and the Associated Ports
Inputerrorstp
Outputerrorenc
Outputerrorstp
Inputerrorenc
Portuninitialized
Portok
Port Control CSR n SPnCTL
SPnCTL Registers and the Associated Ports
Port Control CSR n SPnCTL Field Descriptions
Errorcheckdisable
Portdisable
Outputportenable
Inputportenable
Rather than a parallel port
Error Reporting Block Header Register Errrptbh
Logical/Transport Layer Error Detect CSR Errdet
RX I/O DMA access error
Logical/Transport Layer Error Enable CSR Erren
Rxcppisecurityenable
Pktresptimeoutenable
Unsolicitedrespenable
Unsupportedtransenable
ADDRESS6332
Logical/Transport Layer High Address Capture CSR Haddrcapt
Logical/Transport Layer Address Capture CSR Addrcapt
ADDRESS313
Xamsbs
Msbdestid
Logical/Transport Layer Device ID Capture CSR Idcapt
Msbdestid Destid
Msbsourceid Sourceid
Ftype
Logical/Transport Layer Control Capture CSR Ctrlcapt
Ftype Ttype Msginfo
Impspecific
Deviceid
Port-Write Target Device ID CSR Pwtgtid
Port-Write Target Device ID CSR Pwtgtid Field Descriptions
Deviceidmsb
Port Error Detect CSR n SPnERRDET
Port Error Detect CSR n SPnERRDET Field Descriptions
SPnERRDET Registers and the Associated Ports
Rcvdpktnotaccpt
Protocolerror
Delineationerror
Linktimeout
Port Error Rate Enable CSR n SPnRATEEN
Port Error Rate Enable CSR n SPnRATEEN Field Descriptions
SPnRATEEN Registers and the Associated Ports
Pktunexpectedackiden
Protocolerroren
Delineationerroren
Linktimeouten
SPnERRATTRCAPTDBG0 Registers and the Associated Ports
Port n Attributes Error Capture CSR 0 SPnERRATTRCAPTDBG0
SPnERRCAPTDBG1 Registers and the Associated Ports
Port n Error Capture CSR 1 SPnERRCAPTDBG1
Description Case of a control-symbol error
Case of a packet error
SPnERRCAPTDBG2 Registers and the Associated Ports
Port n Error Capture CSR 2 SPnERRCAPTDBG2
SPnERRCAPTDBG3 Registers and the Associated Ports
Port n Error Capture CSR 3 SPnERRCAPTDBG3
SPnERRCAPTDBG4 Registers and the Associated Ports
Port n Error Capture CSR 4 SPnERRCAPTDBG4
Port Error Rate CSR n SPnERRRATE
Port Error Rate CSR n SPnERRRATE Field Descriptions
SPnERRRATE Registers and the Associated Ports
SPnERRTHRESH Registers and the Associated Ports
Port Error Rate Threshold CSR n SPnERRTHRESH
Pwtimer
Discoverytimer
Port IP Mode CSR Spipmode Field Descriptions
Port IP Mode CSR Spipmode
Pwirq
Rsten
Rstcs
Pwen
Port IP Prescaler Register Ipprescal
Port IP Prescaler Register Ipprescal Field Descriptions
Prescale
Port-Write-In Capture CSR Field Descriptions
Port-Write-In Capture CSRs SPIPPWINCAPT0-3
Portid
Port Reset Option CSR n SPnRSTOPT
Port Reset Option CSR n SPnRSTOPT Field Descriptions
SPnRSTOPT Registers and the Associated Ports
SPnCTLINDEP Registers and the Associated Ports
Port Control Independent Register n SPnCTLINDEP
Maxretryen
Senddbgpkt
Illtransen
Illtranserr
Port Silence Timer n Register SPnSILENCETIMER
SPnSILENCETIMER Registers and the Associated Ports
Silencetimer
SPnMULTEVNTCS Registers and the Associated Ports
Multevntcs
Bit Field Value Description 31-0
STYPE0
Port Control Symbol Transmit n Register SPnCSTX
SPnCSTX Registers and the Associated Ports
STYPE0 PAR0 PAR1 STYPE1 CMD Csemb
Index
Comptag
Ctrlcapt
Devinfo
Pellctl
Haddrcapt
Lsuicsr
237
Pefeat
232
Srio Registers
Rxcppicntl Rxcppiiccr Rxcppiicrr RXCPPIICRR2 Rxcppiicsr
Broken link Degraded link Maximum retry error at port n
Txqueueteardown
Xoff Xon
Important Notice
Top
Page
Image
Contents