![](/images/new-backgrounds/1192952/19295279x1.webp)
www.ti.com
SRIO Functional Description
Figure 15. Load/Store Module Data Flow Diagram
UDI | Peripheralboundary |
I/O pins
RapidIOtransport
andphysicallayers
Portxtransmission
FIFOqueues
TX
FIFO
RX
FIFO
Load/Storemodule
MMRcommand
LSU1 |
| LSU2 |
| LSU3 |
| LSU4 |
|
|
|
|
|
|
|
Control |
|
and |
|
arbitrator | Shared |
| |
| TX |
| buffer |
Response |
|
timer | Shared |
| |
| RX |
| buffer |
Writetransfer
descriptors
Configbus
access
DMA
request
DMA
response
CPU
L2memory
=SharedresourceforCPPIandMAU
2.3.3.2Direct I/O TX Operation
WRITE Transactions:
The TX buffers are implemented in a single SRAM and shared between multiple cores. A state machine arbitrates and assigns available buffers between the LSUs. When the DMA bus read request is transmitted, the appropriate TX buffer address is specified within it. The data payload is written to that buffer through the DMA bus response transaction. Depending on the architecture of the device, interleaving of
The TX buffer space is dynamically shared among all outgoing sources, including the Load/Store module and the TX CPPI, as well as the response packets from RX CPPI and the memory access unit (MAU). Thus, the buffer space memory is partitioned to handle packets with and without payloads. A
Note: The "UDI" ("User Defined Interface") is a reference to the interface between (a) the SERDES and the FIFO queues and (b) the logical buffers, shared buffers, LSU and MAU modules, response timer, and controllers (together known as the "User Application"). UDI could also be known as the "logical/physical interface". No action is required to "define" this interface.
40 | Serial RapidIO (SRIO) | SPRUE13A |