Port Error Rate CSR n SPnERRRATE | Texas Instruments TMS320TCI648x

www.ti.com

SRIO Registers

5.89 Port Error Rate CSR n (SPn_ERR_RATE)

Each of the four ports is supported by a register of this type (see Table 172). SPn_ERR_RATE is shown in Figure 152 and described in Table 173.

Table 172. SPn_ERR_RATE Registers and the Associated Ports

Register	Address Offset	Associated Port
SP0_ERR_RATE	2068h	Port 0
SP1_ERR_RATE	20A8h	Port 1
SP2_ERR_RATE	20E8h	Port 2
SP3_ERR_RATE	2128h	Port 3

Figure 152. Port Error Rate CSR n (SPn_ERR_RATE)

31	24	23		18	17	16
	ERROR_RATE_BIAS			Reserved	ERROR_RATE_
	ERROR_RATE_BIAS			Reserved		RECOVERY
						RECOVERY
	R/W-FFh			R-00h		R/W-00
15		8	7			0
	PEAK_ERROR_RATE			ERROR_RATE_COUNTER
	R/W-00h			R/W-00h
LEGEND: R/W = Read/Write; R = Read only; -n= Value after reset

Table 173. Port Error Rate CSR n (SPn_ERR_RATE) Field Descriptions

Bit	Field	Value	Description
31–24	ERROR_RATE_BIAS		These bits provide the error rate bias value.
		00h	Do not decrement the error rate counter
		01h	Decrement every 1ms (nominal)
		03h	Decrement every 10ms (nominal)
		07h	Decrement every 100ms
		0Fh	Decrement every 1s (nominal)
		1Fh	Decrement every 10s (nominal)
		3Fh	Decrement every 100s (nominal)
		7Fh	Decrement every 1000s (nominal)
		FFh	Decrement every 10000s (nominal)
		Other	Reserved
23–18	Reserved	00h	These read-only bits return 0s when read.
17–16	ERROR_RATE_RECOVERY		These bits limit the incrementing of the error rate counter above the
			failed threshold trigger.
		00b	Only count 2 errors above
		01b	Only count 4 errors above
		10b	Only count 16 errors above
		11b	Do not limit incrementing the error rate count
15–8	PEAK_ERROR_RATE	00h–FFh	This field contains the peak value attained by the error rate counter.
7–0	ERROR_RATE_COUNTER	00h–FFh	These bits maintain a count of the number of transmission errors that
			have occurred. If this value equals the value contained in the error rate
			threshold trigger register, then an error will be reported.

228

Serial RapidIO (SRIO)

SPRUE13A –September 2006

Submit Documentation Feedback

Image 228

Texas Instruments TMS320TCI648x manual Port Error Rate CSR n SPnERRRATE, SPnERRRATE Registers and the Associated Ports

Contents

Users Guide Submit Documentation Feedback Contents Errrstevnticsr Port Link Maintenance Request CSR n SP n Lmreq List of Figures INTDSTnRATECNTL Interrupt Rate Control Register Transmit Cppi Supported Flow Mask Registers Port-Write-In Capture CSRs List of Tables PF16BCNTL Registers LSUnREG6 Registers and the Associated LSUs SP n Errdet Registers and the Associated Ports Read This First Trademarks General RapidIO System RapidIO Architectural Hierarchy Overview Physical Layer 1x/4x LP-Serial Specification RapidIO Interconnect Architecture RapidIO Feature Support in Srio Features Supported in Srio Peripheral Features Not Supported Standards External Devices RequirementsTI Devices Supported By This Document TI Devices Supported By This Document Overview Peripheral Data FlowRegisters Checked for Multicast DeviceID Registers Checked For Multicast DeviceID Srio Packets Operation Sequence Operation Sequence Example Packet Streaming Write Control Symbols 4x RapidIO Packet Data Stream Streaming-Write Class Srio Pins Srio Packet TypePacket Types Ftype Ttype Packet Type Component Block Diagram Functional OperationPin Description Srio Component Block Diagram Serdes Macro and its Configurations Enabling the PLLMPY Enpll Bit Field Value Description MPY Line Rate versus PLL Output Clock Frequency Effect of the Rate BitsFrequency Range versus MPY Value Enabling the Receiver CDR LOS Align Term Invpair Rate Buswidth EnrxBit Field LOS EQ Bits Enabling the TransmitterCFGRX22-19 DE Bits of SERDESCFGTXnCNTL SwingAmplitude Reduction DE Bits Serdes Configuration Example Swing Bits of SERDESCFGTXnCNTLDirect I/O Operation Swing Bits LSU Control/Command Register Fields LSU Register Field RapidIO Packet Header Field LSU Status Register Fields LSU Register Field FunctionBSY LSU Registers Timing Example Burst Nwriter Detailed Data Path Description Direct I/O TX Operation Write Transactions Read Transactions Segmentation Direct I/O RX Operation Reset and Power Down State Message Passing RX Operation Cppi RX Scheme for RapidIO Message Request Packet RX DMA State Completion Pointer CP Address Offset 680h-6BCh Mailbox to Queue Mapping Register L n Rxumapl nMailbox to Queue Mapping Register H n Rxumaph n Bit Name Description RX Buffer Descriptor Field Descriptions Field Description DSP core uses this bit to reclaim buffers RX Cppi Mode Explanation Srio Functional Description Cppi Boundary Diagram TX Operation TX DMA State Completion Pointer CP Address Offset 58h-5BCh TX Buffer Descriptor Field Definitions TX Buffer Descriptor Field Definitions Field Description Ssize Srio Functional Description TXQUEUECNTL0 Address Offset 7E0h TXQUEUECNTL1 Address Offset 7E4hTXQUEUECNTL2 Address Offset 7E8h TXQUEUECNTL3 Address Offset 7ECh TXQUEUECNTL13-0 TXQUEUECNTL17-4TXQUEUECNTL111-8 TXQUEUECNTL23-0 TXQUEUECNTL33-0 TXQUEUECNTL37-4TXQUEUECNTL311-8 Reset and Power Down State Message Passing Software Requirements RX OperationTX Operation Initialization Example Queue MappingRX Buffer Descriptor RX Buffer Descriptors TX Buffer Descriptor Maintenance Start Message PassingDoorbell Operation Examples of Doorbellinfo Designations See Figure Info Field SegmentsReg # Bit LSUnREG5 Atomic Operations Congestion Control Detailed Description Flowcntlid FL9 FL8 FL7 FL6 FL5 FL4 FL3 FL2 FL1 FL0 Endianness FL9 Translation for MMR space Endian Conversion TMS320TCI6482 Reset and Power Down Reset HierarchyBus Logical Block Reset and Power Down Summary Enable and Enable Status Registers Global Enable and Global Enable Status Field Descriptions Block Enable and Block Enable Status Field Descriptions EnstatRegisterBit Field Valu Description e Software Shutdown Details EmulationPeripheral Control Register PCR Field Descriptions Peren Soft Free Peripheral Control Register PCR Field Descriptions TX Buffers, Credit, and Packet ReorderingMultiple Ports With 1x Operation Single Port With 1x or 4x Operation Unavailable Outbound Credit Port Mode Register Settings Enabling the Srio Peripheral13.2 PLL, Ports, Device ID and Data Rate Initializations Peripheral Initializations Set Device ID Registers Assert the Peren bit to enable logical layer data flow Bootload CapabilityConfiguration and Operation Read register to check portx1-4 OK bit Bootload Data Movement Device WakeupRX Multicast Support Multicast DeviceID Operation Daisy Chain Operation and Packet ForwardingEnabling Multicast and Packet Forwarding 16BITDEVIDUPBOUND 16BITDEVIDLOWBOUND Outbound Port8BITDEVIDUPBOUND 8BITDEVIDLOWBOUND For an LSU or the TXU For the MAU or the RXU Msgreqtimeout PktrspnstimeoutRxiodmaaccess Unsolicitedrspns CPU Interrupts General Description Interrupt Condition Status and Clear Registers Interrupt Condition Status and Clear Bits Doorbell Interrupt Condition Status and Clear Registers Doorbell 2 Interrupt Condition Status and Clear Registers Cppi Interrupt Condition Status and Clear Registers RX Cppi Interrupt Condition Status and Clear Registers LSU Interrupt Condition Status and Clear Registers Bit Associated LSU Interrupt Condition LSU4LSU3 LSU2 ICS11 ICS10 ICS9 ICS8 ICS2 ICS1 ICS0ICC11 ICC10 ICC9 ICC8 ICC2 ICC1 ICC0 Interrupt Clearing Sequence for Special Event Interrupts Interrupt Function1st Step Nd Step 3rd Step Interrupt Condition Routing Registers Interrupt Condition Routing OptionsDoorbell Interrupt Condition Routing Registers Interrupt Function St Step Nd Step Rd Step Cppi Interrupt Condition Routing Registers ICR7 ICR6 ICR5 ICR4ICR3 ICR2 ICR1 ICR0 ICR15 ICR14 ICR13 ICR12 TX Cppi Interrupt Condition Routing Registers LSU Interrupt Condition Routing Registers ICR23 ICR22 ICR21 ICR20 ICR19 ICR18 ICR17 ICR16ICR31 ICR30 ICR29 ICR28 ICR27 ICR26 ICR25 ICR24 Interrupt Status Decode Registers ICR2 ICR1 ICR0 Interrupt Status Decode Register INTDSTnDECODE Interrupt Generation Interrupt Pacing Interrupt Handling INTDSTnRATECNTL Interrupt Rate Control Register 101 Introduction Serial RapidIO Srio RegistersOffset Acronym Register Description Serial RapidIO Srio Registers Offset Acronym Register Description INTDST3DECODE INTDST4DECODEINTDST5DECODE INTDST6DECODE QUEUE1TXDMAHDP QUEUE15RXDMAHDP QUEUE0RXDMACPQUEUE1RXDMACP QUEUE2RXDMACP RXUMAPL7 RXUMAPH7RXUMAPL8 RXUMAPH8 RXUMAPL30 RXUMAPH30RXUMAPL31 RXUMAPH31 SP1CTL Spipdiscoverytimer SP0SILENCETIMERSP1SILENCETIMER SP2SILENCETIMER Peripheral Identification Register PID Peripheral ID Register PID Field DescriptionsType Class REV Peripheral Control Register PCR Halts Peripheral Settings Control Register Persetcntl Prescalerselect Enable Serdes PLL Peripheral Global Enable Register Gblen Peripheral Global Enable Register Gblen Field Descriptions Peripheral Global Enable Status Register Gblenstat MMRs for the Srio peripheral Block n Enable Register BLKnEN Block n Enable Registers and the Associated BlocksBlock n Enable Register BLKnEN Field Descriptions Register Address Offset Associated Block Block n Enable Status Register BLKnENSTAT Block n Enable Status Registers and the Associated Blocks RapidIO DEVICEID1 Register DEVICEIDREG1 RapidIO DEVICEID1 Register DEVICEIDREG1 Field Descriptions8BNODEID 16BNODEID RapidIO DEVICEID2 Register DEVICEIDREG2 RapidIO DEVICEID2 Register DEVICEIDREG2 Field Descriptions PF16BCNTL Registers Register Address Offset Packet Forwarding Register n for 8-Bit Device IDs PF8BCNTLn PF8BCNTL Registers SERDESCFGRXnCNTL Registers and the Associated Ports Register Address Offset Associated Port Via a 50 pF capacitor to Vssa 127 SERDESCFGTXnCNTL Registers and the Associated Ports SERDESCFGTX3CNTLSwing Invpair Rate Buswidth Entx 129 Serdes Macro Configuration Register n SERDESCFGnCNTL SERDESCFGnCNTL Registers and the Associated Ports 131 DOORBELLn Interrupt Condition Status Register DOORBELLnICSR Doorbell nICSR Registers DOORBELLn Interrupt Condition Clear Register DOORBELLnICCR Doorbell nICCR Registers RX Cppi Interrupt Status Register Rxcppiicsr RX Cppi Interrupt Clear Register Rxcppiiccr TX Cppi Interrupt Status Register Txcppiicsr TX Cppi Interrupt Clear Register Txcppiiccr LSU Interrupt Condition Status Register Lsuicsr ICS31 139 140 LSU Interrupt Condition Clear Register Lsuiccr 31-17 Reserved These reserved bits return 0s when read Errrstevnticcr Field Descriptions Doorbell nICRR Registers Field Value Description = 0 to Eight interrupt destinations INTDST0-INTDST7 146 LSU Interrupt Condition Routing Registers LSUICRR0-LSUICRR3 LSU Interrupt Condition Routing Register Field Descriptions = 0 to 2, 8 to 11, Interrupt destinations INTDST0-INTDST7 Interrupt Status Decode Register INTDSTnDECODE Destination TX buffer descriptor queue 4 bit 4 of Txcppiicsr ∙ Doorbell 0, bit 15 bit 15 of DOORBELL0ICSR ISD3 ISD2ISD1 INTDSTn Interrupt Rate Control Register INTDSTnRATECNTL Countdownvalue LSUn Control Register 0 LSUnREG0 LSUnREG0 Registers and the Associated LSUsLSUn Control Register 0 LSUnREG0 Field Descriptions Addressmsb For packet type 8 maintenance packet LSUn Control Register 1 LSUnREG1LSUnREG1 Registers and the Associated LSUs LSUn Control Register 1 LSUnREG1 Field Descriptions LSUn Control Register 2 LSUnREG2 LSUnREG2 Registers and the Associated LSUsLSUn Control Register 2 LSUnREG2 Field Descriptions Dspaddress LSUn Control Register 3 LSUnREG3 LSUnREG3 Registers and the Associated LSUsLSUn Control Register 3 LSUnREG3 Field Descriptions Bytecount LSUn Control Register 4 LSUnREG4 LSUnREG4 Registers and the Associated LSUsLSUn Control Register 4 LSUnREG4 Field Descriptions LSUn Control Register 5 LSUnREG5 LSUnREG5 Registers and the Associated LSUsLSUn Control Register 5 LSUnREG5 Field Descriptions LSUn Control Register 6 LSUnREG6 LSUnREG6 Registers and the Associated LSUsLSUn Control Register 6 LSUnREG6 Field Descriptions Completioncode BSY LSUn Congestion Control Flow Mask Register LSUnFLOWMASKS LSUnFLOWMASKS Registers and the Associated LSUs LSU n supports Flow 8 from table entry QUEUEnTXDMAHDP Registers Register QUEUEnTXDMACP Registers QUEUEnRXDMAHDP Registers QUEUEnRXDMACP Registers Rxcp Transmit Queue Teardown Register Txqueueteardown Txcppiflowmasks Registers and the Associated TX Queues TX Queue n Flowmask Field Descriptions Queue n supports Flow 12 from table entry Receive Queue Teardown Register Rxqueueteardown Receive Cppi Control Register Rxcppicntl Receive Cppi Control Register Rxcppicntl Field Descriptions TXQUEUECNTL0 Address Offset 07E0h TXQUEUECNTL1 Address Offset 07E4hTXQUEUECNTL2 Address Offset 07E8h TXQUEUECNTL3 Address Offset 07ECh Field Pair TXQUEUECNTL211-8 Mailbox to Queue Mapping Registers RXUMAPLn and RXUMAPHn 0890h Mapper Lettermask For a single-segment messageFor a multi-segment message Letter Queueid Segmentmapping Flow Control Table Entry Register n FLOWCNTLn Flowcntl n Registers Device Identity CAR Devid Device Identity CAR Devid Field DescriptionsDeviceidentity Devicevendoridentity Deviceidentity Device Information CAR Devinfo Device Information CAR Devinfo Field DescriptionsDevicerev 31-0 Assembly Identity CAR Asblyid Assembly Identity CAR Asblyid Field DescriptionsAssyidentity Assyvendoridentity Assyidentity Assembly Information CAR Asblyinfo Assembly Information CAR Asblyinfo Field DescriptionsExtendedfeaturesptr Assyrev Processing Element Features CAR Pefeat Processing Element Features CAR Pefeat Field Descriptions Source and target of an operation. All PEs shall at minimum Source Operations CAR Srcop Source Operations CAR Srcop Field Descriptions Destination Operations CAR Destop Destination Operations CAR Destop Field DescriptionsRead Write Streamwrite Writewith Datamess Doorbell Resp Andswap Atomic Processing Element Logical Layer Control CSR Pellctl AddressingExtendedaddressingcontrol Local Configuration Space Base Address 0 CSR Lclcfghbar LcsbaBit Field Value Local Configuration Space Base Address 1 CSR Lclcfgbar Base Device ID CSR Baseid Base Device ID CSR Baseid Field DescriptionsBasedeviceid Largebasedeviceid Host Base Device ID Lock CSR Hostbaseidlock Hostbasedeviceid Component Tag CSR Comptag Component Tag CSR Comptag Field DescriptionsComponenttag Efptr Efid Efptr Port Link Timeout Control CSR Spltctl Field Descriptions TimeoutvaluePort Link Time-Out Control CSR Spltctl Port Response Time-Out Control CSR Sprtctl Port General Control CSR Spgenctl Port General Control CSR Spgenctl Field Descriptions Port Link Maintenance Request CSR n SPnLMREQ CommandSPnLMREQ Registers and the Associated Ports SP2LMREQ Port Link Maintenance Response CSR n SPnLMRESP SPnLMRESP Registers and the Associated Ports Port Local AckID Status CSR n SPnACKIDSTAT SPnACKIDSTAT Registers and the Associated Ports Port Error and Status CSR n SPnERRSTAT Port Error and Status CSR n SPnERRSTAT Field DescriptionsSPnERRSTAT Registers and the Associated Ports Outputerrorenc OutputerrorstpInputerrorenc Inputerrorstp Portok Portuninitialized Port Control CSR n SPnCTL SPnCTL Registers and the Associated PortsPort Control CSR n SPnCTL Field Descriptions Portdisable OutputportenableInputportenable Errorcheckdisable Rather than a parallel port Error Reporting Block Header Register Errrptbh Logical/Transport Layer Error Detect CSR Errdet RX I/O DMA access error Logical/Transport Layer Error Enable CSR Erren Pktresptimeoutenable UnsolicitedrespenableUnsupportedtransenable Rxcppisecurityenable Logical/Transport Layer High Address Capture CSR Haddrcapt ADDRESS6332 Logical/Transport Layer Address Capture CSR Addrcapt ADDRESS313Xamsbs Logical/Transport Layer Device ID Capture CSR Idcapt Msbdestid DestidMsbsourceid Sourceid Msbdestid Logical/Transport Layer Control Capture CSR Ctrlcapt Ftype Ttype MsginfoImpspecific Ftype Port-Write Target Device ID CSR Pwtgtid Port-Write Target Device ID CSR Pwtgtid Field DescriptionsDeviceidmsb Deviceid Port Error Detect CSR n SPnERRDET Port Error Detect CSR n SPnERRDET Field DescriptionsSPnERRDET Registers and the Associated Ports Protocolerror DelineationerrorLinktimeout Rcvdpktnotaccpt Port Error Rate Enable CSR n SPnRATEEN Port Error Rate Enable CSR n SPnRATEEN Field DescriptionsSPnRATEEN Registers and the Associated Ports Protocolerroren DelineationerrorenLinktimeouten Pktunexpectedackiden Port n Attributes Error Capture CSR 0 SPnERRATTRCAPTDBG0 SPnERRATTRCAPTDBG0 Registers and the Associated Ports Port n Error Capture CSR 1 SPnERRCAPTDBG1 Description Case of a control-symbol errorCase of a packet error SPnERRCAPTDBG1 Registers and the Associated Ports Port n Error Capture CSR 2 SPnERRCAPTDBG2 SPnERRCAPTDBG2 Registers and the Associated Ports Port n Error Capture CSR 3 SPnERRCAPTDBG3 SPnERRCAPTDBG3 Registers and the Associated Ports Port n Error Capture CSR 4 SPnERRCAPTDBG4 SPnERRCAPTDBG4 Registers and the Associated Ports Port Error Rate CSR n SPnERRRATE Port Error Rate CSR n SPnERRRATE Field DescriptionsSPnERRRATE Registers and the Associated Ports Port Error Rate Threshold CSR n SPnERRTHRESH SPnERRTHRESH Registers and the Associated Ports Discoverytimer Pwtimer Port IP Mode CSR Spipmode Port IP Mode CSR Spipmode Field Descriptions Rsten RstcsPwen Pwirq Port IP Prescaler Register Ipprescal Port IP Prescaler Register Ipprescal Field DescriptionsPrescale Port-Write-In Capture CSRs SPIPPWINCAPT0-3 Port-Write-In Capture CSR Field Descriptions Port Reset Option CSR n SPnRSTOPT Port Reset Option CSR n SPnRSTOPT Field DescriptionsSPnRSTOPT Registers and the Associated Ports Portid Port Control Independent Register n SPnCTLINDEP SPnCTLINDEP Registers and the Associated Ports Senddbgpkt IlltransenIlltranserr Maxretryen Port Silence Timer n Register SPnSILENCETIMER SPnSILENCETIMER Registers and the Associated PortsSilencetimer SPnMULTEVNTCS Registers and the Associated Ports MultevntcsBit Field Value Description 31-0 Port Control Symbol Transmit n Register SPnCSTX SPnCSTX Registers and the Associated PortsSTYPE0 PAR0 PAR1 STYPE1 CMD Csemb STYPE0 Index Comptag Ctrlcapt Devinfo Pellctl Haddrcapt Lsuicsr 237 Pefeat 232 Srio Registers Rxcppicntl Rxcppiiccr Rxcppiicrr RXCPPIICRR2 Rxcppiicsr Broken link Degraded link Maximum retry error at port n Txqueueteardown Xoff Xon Important Notice