![](/images/new-backgrounds/1192952/192952335x1.webp)
www.ti.com
SRIO Registers
5.45 Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN)
Each bit in this register corresponds to one of the 16 TX buffer descriptor queues. If a 1 is written to a bit, the teardown process is initiated for the associated queue. TX_QUEUE_TEAR_DOWN is shown in Figure 107 and described in Table 112.
Figure 107. Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN) - Address Offset 0700h
31 |
|
|
|
|
|
| 16 |
|
|
| Reserved |
|
|
| |
|
|
|
|
|
| ||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
QUEUE15_ | QUEUE14_ | QUEUE13_ | QUEUE12_ | QUEUE11_ | QUEUE10_ | QUEUE9_ | QUEUE8_ |
TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
QUEUE7_ | QUEUE6_ | QUEUE5_ | QUEUE4_ | QUEUE3_ | QUEUE2_ | QUEUE1_ | QUEUE0_ |
TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN | TEAR_DWN |
LEGEND: R = Read only; W = Write only;
Table 112. Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN) Field Descriptions
Bit | Field | Value | Description |
Reserved | 0 | These | |
QUEUEn_TEAR_DWN |
| Queue n tear down | |
| (n = 15 to 0) | 0 | No effect |
|
| ||
|
| 1 | Tear down Queue n. |
168 | Serial RapidIO (SRIO) | SPRUE13A |